Display Panel Signal Applying Circuit for Cell Test Yield
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional display panels face challenges during cell tests due to complex signal timing and limited driving capability, leading to insufficient time for voltage change on signal lines, which affects image display and distinguishes between good and defective products, impacting yield and cost control.
Innovation Solution
A display panel with a signal applying circuit comprising input and shunt circuits, where first and second input sub-circuits are connected to corresponding shunt sub-circuits, allowing for independent control of sub-pixels and simplifying signal transmission, thereby extending signal writing time and improving image stability during cell tests.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of time
If conventional signal transmission methods are used during cell tests, then the signal transmission speed is maintained, but the signal writing time is insufficient leading to poor image stability
Solution Approach 1:
The pixel array is divided into first and second pixel arrays, with corresponding first and second data lines segmented. This segmentation allows independent control and signal transmission to different pixel groups, enabling extended signal writing time for each segment without affecting overall display performance, thereby improving image stability during cell tests.
Solution Approach 2:
The patent introduces dynamic control through first and second scanning signals that can independently control the first and second pixel arrays. This dynamic scanning mechanism allows flexible adjustment of signal writing time according to test requirements, extending the effective writing time while maintaining reliable image display.
2Speed
If the gate scanning signal frequency is increased to improve signal writing speed, then the signal transmission efficiency is improved, but the image stability during cell tests deteriorates
Solution Approach 1:
By segmenting the pixel array and data lines into first and second groups, the patent enables independent scanning control. This allows the system to maintain appropriate scanning speeds for stable image display while providing sufficient signal writing time for each segment, resolving the contradiction between transmission speed and image stability.
Solution Approach 2:
The patent employs periodic scanning signals with specific timing relationships between first and second scanning signals. This periodic action ensures that each pixel array receives signals at optimal intervals, maintaining image stability while achieving efficient signal transmission through coordinated scanning cycles.
3Manufacturing precision
If complex signal timing is used to control sub-pixels, then the image display quality is improved, but the signal adjustment complexity increases affecting yield control
Solution Approach 1:
The pixel array is segmented into first and second pixel arrays with corresponding data lines, allowing independent control. This segmentation simplifies signal timing requirements compared to controlling all pixels simultaneously, as each segment can be scanned independently with simpler timing relationships, reducing overall system complexity while maintaining display quality.
Solution Approach 2:
The patent uses dynamic scanning control where first and second scanning signals can be independently adjusted. This dynamic approach allows flexible optimization of signal timing for different test conditions without requiring complex fixed timing circuits, simplifying the control system while achieving high image quality.
Data Source
AI summary
A display panel, a method of driving a display panel, and a display device are disclosed. The display panel includes a signal applying circuit, the input circuit of the signal applying circuit includes a plurality of first input sub-circuits and a plurality of second input sub-circuits, and the shunt circuit of the signal applying circuit includes a plurality of first shunt sub-circuits and a plurality of second shunt sub-circuits. The first input sub-circuit transmits one of the first data signal and the second data signal to the first shunt sub-circuit. The second input sub-circuit transmits the third data signal to the second shunt sub-circuit. The first shunt sub-circuit transmits the first data signal or the second data sign alto the first output terminal or the second output terminal. The second shunt sub-circuit transmits the third data signal to the third output terminal or the fourth output terminal.