Display Panel Storage Capacitor Auxiliary Layer Design

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Thin film transistors in display devices face capacity issues and short circuits due to the stacking of multiple electrodes in storage capacitors, limiting their performance in maintaining voltage differences and emitting light effectively.

Innovation Solution

A display panel design that includes a substrate with a first storage capacitor electrode, a buffer layer, an active layer with conductive areas, a gate insulation film, a gate electrode, an inter-layer insulation film, and a metal layer, along with a conductive auxiliary layer that overlaps with the conductive areas of the active layer to enhance conductivity and prevent short circuits, while using oxide semiconductor materials for the electrodes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If multiple electrodes are stacked to increase storage capacitor capacity, then the capacity increases, but short circuits occur due to the stacking structure

Engineering Contradiction:
Improvestorage capacitor capacityVSAvoidshort circuit prevention
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The patent transitions from a planar electrode arrangement to a three-dimensional stacked structure with conductive auxiliary layers positioned at different heights (z-dimension). The active layer is disposed on the buffer layer at a first height, while the conductive auxiliary layer is disposed on the substrate at a second height lower than the first height, creating vertical separation that prevents short circuits while maintaining high capacity

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The gate insulation film and inter-layer insulation film serve as intermediary insulating layers between the stacked conductive elements. These intermediary layers electrically isolate the first storage capacitor electrode, active layer, and conductive auxiliary layer, preventing direct contact and short circuits while allowing the stacked structure to function

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If the active layer is made conductive to improve electrode functionality, then conductivity increases, but the channel area may become compromised

Engineering Contradiction:
Improveelectrode conductivityVSAvoidchannel area integrity
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The active layer exhibits different conductivity properties in different regions: the first area and second area are conductive to serve as electrode connections, while the channel area maintains its semiconductor properties for proper transistor operation. This local differentiation allows the active layer to fulfill multiple functional requirements simultaneously

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The active layer is segmented into distinct functional regions: conductive areas (first and second areas) for electrical connection and a channel area for transistor operation. This segmentation allows each region to be optimized for its specific function without compromising the overall structure

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS20240188331A1Display panel and display device
Publication Date: 2024.06.06 LG DISPLAY CO LTD
  • US20240188331A1 patent drawing
  • US20240188331A1 patent drawing
  • US20240188331A1 patent drawing

AI summary

A display panel includes a substrate, a first storage capacitor electrode disposed on the substrate, a buffer layer disposed on the first storage capacitor electrode, an active layer disposed on the buffer layer and including a first area, a second area, and a channel area disposed between the first area and the second area, a gate insulation film disposed on the active layer, a gate electrode disposed on the gate insulation film and overlapping with the channel area, an inter-layer insulation film disposed on the gate electrode, and a metal layer disposed on the inter-layer insulation film, wherein the first area and the second area of the active layer are conductive areas, and wherein a conductive auxiliary layer overlapping with at least a portion of each of the first area and the second area and not overlapping with the channel area is included on the substrate, thereby mitigating the step in the area where the storage capacitor electrodes are disposed to prevent a short circuit.