Display Panel Sub-Pixel Gate Line Alternation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Manufacturing defects in display panels can cause brightness differences between pixels connected to upper and lower gate lines, leading to vertical lines being perceived by viewers when these pixels are consecutively arranged, affecting display quality.
Innovation Solution
The display panel design alternately connects sub-pixels to upper and lower gate lines within each row, ensuring that sub-pixels displaying the same color receive data voltages of alternating polarities, reducing brightness discrepancies and minimizing flicker and vertical line artifacts.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If pixels are connected to upper and lower gate lines alternately in vertical arrangement, then manufacturing defects causing brightness differences can occur, but vertical lines become visible to viewers
Solution Approach 1:
The patent applies local quality by differentiating the treatment of pixels connected to upper gate lines versus lower gate lines. Specifically, pixels in even rows connected to upper gate lines receive inverted data voltages compared to pixels in odd rows connected to lower gate lines. This localized differentiation compensates for manufacturing defects that cause systematic brightness differences between upper and lower gate line connections, thereby eliminating visible vertical lines while maintaining ease of manufacture.
2Device complexity
If data voltages of same polarity are applied to consecutively arranged pixels, then display simplicity is maintained, but brightness differences and vertical lines occur
Solution Approach 1:
The patent implements periodic action by inverting the polarity of data voltages applied to pixels in even rows compared to pixels in odd rows. This periodic inversion pattern (positive, negative, positive, negative...) compensates for manufacturing defects that cause brightness differences. The alternating polarity scheme maintains relative simplicity while achieving uniform brightness across the display panel by systematically addressing the upper-lower gate line defect pattern.
Data Source
Figure 1
Figure 2A
Figure 2B
AI summary
A display panel includes a plurality of gate lines extending in a first direction and including first and second gate lines adjacent to each other. A plurality of data lines extends in a second direction that crosses the first direction and includes first and second data lines adjacent to each other. A plurality of sub-pixels are arranged in a matrix configuration, each row of the matrix being disposed between two adjacent gate lines, from among the plurality of gate lines, each column of the matrix being disposed between two adjacent data lines, from among the plurality of data lines. The plurality of sub-pixels includes first column sub-pixels disposed on a first column of the matrix and connected to the first data line. Second column sub-pixels are disposed on a second column of the matrix and are connected to the second data line, the second column being adjacent to the first column. First row sub-pixels are disposed on a first row of the matrix and are alternately connected to the first and second gate lines in units of two sub-pixels.