Display Device Read-Out Line Signal Stability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The integration of a scanning function in display devices leads to signal distortion in pad lines due to unnecessary parasitic capacitors and signal coupling defects, which hinders the accuracy of the scanning function.

Innovation Solution

A display device design that includes a substrate with a main region for image display and a sub-region with a bending region, where the circuit layer is arranged to have read-out lines adjacent to each other without data lines in between, and DC power supply lines overlapping read-out lines to stabilize light sensing signals.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If the second sub-region has a limited width to accommodate both display driving circuit and scanning driving circuit, then device area is reduced, but pad lines connected to scanning driving circuit overlap with pad lines connected to display driving circuit causing parasitic capacitors and signal coupling defects

Engineering Contradiction:
Improvedevice areaVSAvoidsignal integrity
Core Design Contradiction:
Area of stationary objectVSReliability

Solution Approach 1:

The patent divides the pad line groups into separate categories: first pad line groups connected to the display driving circuit and second pad line groups connected to the scanning driving circuit. By spatially separating these pad line groups within the limited second sub-region, the invention prevents overlap between different signal types, thereby reducing parasitic capacitors and signal coupling defects while maintaining compact device area.

Inventive Principle:
Principle #1Segmentation

2Reliability

If read-out lines are arranged adjacent to each other without data lines in between in the bending region, then signal distortion in pad lines is reduced, but layout complexity increases

Engineering Contradiction:
Improvesignal distortionVSAvoidlayout complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent utilizes the third dimension (vertical stacking) by forming read-out lines and data lines in different layers. Specifically, read-out lines are formed in a first conductive layer while data lines are formed in a second conductive layer above it. This layered arrangement allows read-out lines to be adjacent without data lines in between in the planar view, reducing signal distortion, while the vertical separation manages the layout complexity systematically.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Reliability

If DC power supply lines overlap read-out lines in the bending region, then light sensing signals are stabilized, but parasitic coupling may increase

Engineering Contradiction:
Improvesignal stabilityVSAvoidparasitic coupling
Core Design Contradiction:
ReliabilityVSObject-generated harmful factors

Solution Approach 1:

The patent introduces an insulating layer as an intermediary between the DC power supply lines and read-out lines in the bending region. The read-out lines are formed in a first conductive layer, while DC power supply lines are formed in a second conductive layer separated by an insulating layer. This intermediary structure allows the lines to overlap for signal stability while preventing direct parasitic coupling through the insulating barrier.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS20250048874A1Display device and electronic device including the same
Publication Date: 2025.02.06 SAMSUNG DISPLAY CO LTD
  • US20250048874A1 patent drawing
  • US20250048874A1 patent drawing
  • US20250048874A1 patent drawing

AI summary

There are provided a display device and an electronic device. The display device comprises a substrate, a circuit layer, and an element layer. A sub-region of the substrate comprises a bending region. A display area of the substrate comprises emission areas, a non-emission area between the emission areas, and light sensing areas in portions of the non-emission area. The element layer comprises light emitting elements in the emission areas, and light sensing elements in the light sensing areas. The circuit layer comprises data bending lines disposed in the bending region and electrically connected to data lines; and read-out bending lines disposed in the bending region and electrically connected to read-out lines. The bending region comprises first wiring group areas in which two or more of the data bending lines are disposed; and second wiring group areas in which two or more of the read-out bending lines are disposed.