Display Device Scanning Circuit Shift Register Image Retention

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Display devices face challenges in suppressing image retention and achieving high-speed operation due to the need for longer scanning periods when shifting image positions to prevent luminance differences.

Innovation Solution

A display device with a pixel array, scanning circuit, and signal output circuit that shifts the image display position by designating initial and end lines and using a shift register circuit to select rows within one frame period, allowing for efficient image signal writing and emission control.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Object-affected harmful factors

If the timing of inputting an image signal is shifted in one scanning period to shift the position of the displayed image, then image retention is suppressed, but the scanning period requires longer time and operation speed decreases

Engineering Contradiction:
Improveimage retentionVSAvoidoperation speed
Core Design Contradiction:
Object-affected harmful factorsVSSpeed

Solution Approach 1:

The patent applies dynamics by making the scanning period variable rather than fixed. The scanning period is dynamically adjusted to match the actual time required for inputting the image signal, allowing the system to adapt the scanning duration to the content being displayed. This dynamic adjustment enables image position shifting to suppress image retention while maintaining high operation speed by avoiding unnecessary extended scanning periods.

Inventive Principle:
Principle #15Dynamics

2Object-affected harmful factors

If the scanning period is extended to allow for image position shifting, then image retention is suppressed, but the frame period increases and productivity decreases

Engineering Contradiction:
Improveimage retentionVSAvoidoperation speed
Core Design Contradiction:
Object-affected harmful factorsVSProductivity

Solution Approach 1:

The patent changes the parameter of scanning period from a fixed value to a variable that adapts to the image signal input time. By adjusting the scanning period parameter to match the actual requirements of each frame, the system can implement image position shifting without consistently extending the frame period, thereby maintaining higher productivity and operation speed while still suppressing image retention.

Inventive Principle:
Principle #35Parameter changes

3Speed

If image signals are written sequentially from the initial line within one frame period, then the frame period is shortened and operation speed increases, but complex control circuits are required

Engineering Contradiction:
Improveoperation speedVSAvoidcontrol circuit complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent merges the image signal writing process with the scanning process, both occurring within the same frame period. By combining these two operations and coordinating them through the variable scanning period, the system achieves high-speed operation without requiring separate control mechanisms, thereby reducing overall circuit complexity while maintaining short frame periods.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS11521540B2Display device and electronic equipment
Publication Date: 2022.12.06 CANON KK
  • US11521540B2 patent drawing
  • US11521540B2 patent drawing
  • US11521540B2 patent drawing

AI summary

A display device is provided. The device comprises a pixel array, a scanning circuit configured to select a row in the pixel array, and a signal output circuit configured to supply image signals to pixels arranged in the row selected by the scanning circuit. The device displays an image using pixels arranged between an initial line on one side in the pixel array and an end line succeeding the initial line on the other side. The scanning circuit includes a start designation circuit configured to designate the initial line, an end designation circuit configured to designate the end line and a shift register. The shift register is configured to start selection for writing the image signals from the initial line and sequentially select the rows between the initial line and the end line in one frame period for displaying one image.