Display Substrate Shared Gate-Driving Circuits for Flicker Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Low-frequency flickering issues in display substrates due to voltage changes in sub-pixel driving circuits, leading to brightness fluctuations and image flickering, which are not effectively addressed by existing technologies.
Innovation Solution
A display substrate design incorporating multiple gate driving circuits with synchronized but distinct timing, sharing at least one signal line, and arranged symmetrically to minimize frame width and reduce power consumption, including first and second gate driving circuits with overlapping signal line projections to enhance stability and reduce interference.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If multiple gate driving circuits are added to reduce flickering, then display stability is improved, but device complexity increases
Solution Approach 1:
The patent merges multiple gate driving circuits (first and second gate driving circuits) to work together in driving the display panel. By combining these circuits with different driving frequencies, the system achieves better display stability and flicker reduction while managing complexity through functional integration.
Solution Approach 2:
The patent implements periodic action by using gate driving circuits with different driving frequencies. The first gate driving circuit operates at a first frequency and the second gate driving circuit operates at a second frequency, creating periodic driving patterns that reduce flickering effects and improve overall display stability.
2Length of moving object
If gate driving circuits are arranged symmetrically to minimize frame width, then device size is reduced, but manufacturing precision requirements increase
Solution Approach 1:
The patent positions the first and second gate driving circuits at different locations (first peripheral area and second peripheral area) rather than using perfect symmetry. This asymmetric arrangement allows for optimized frame width while managing manufacturing precision requirements through strategic placement of circuits with different functional characteristics.
Solution Approach 2:
The patent distributes gate driving circuits across different spatial dimensions and peripheral areas rather than concentrating them in one location. By utilizing multiple peripheral areas and different spatial arrangements, the design achieves compact frame width while accommodating the precision requirements through three-dimensional layout optimization.
3Use of energy by moving object
If signal lines are shared between gate driving circuits to reduce power consumption, then energy efficiency is improved, but signal interference increases
Solution Approach 1:
The patent merges signal line resources by having the first and second gate driving circuits share common signal lines. This consolidation reduces the total number of signal lines required, thereby lowering power consumption and simplifying the overall circuit architecture while managing interference through frequency differentiation.
Solution Approach 2:
The patent uses frequency differentiation as an intermediary mechanism to manage signal interference. By operating the first and second gate driving circuits at different frequencies, the system allows shared signal lines to carry multiple signals without significant interference, effectively using frequency as a mediating parameter to resolve the conflict between power consumption and signal integrity.
Data Source
AI summary
A display substrate, a method of manufacturing the same and a display substrate. The display substrate includes a plurality of first gate driving circuits and a plurality of second gate driving circuits, a first gate driving signal output by the first gate driving circuit and a second gate driving signal output by the second gate driving circuit have different timing; the first gate driving circuit and the second gate driving circuit share at least one signal line.