Display Substrate Two-Dimensional Storage Line Layout
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional liquid crystal display (LCD) substrates face issues with display quality due to RC delay characteristics in the plate voltage delivering wiring, leading to inefficiencies in the use of display area and increased periphery area, which affects the ratio of display area to overall panel area and results in declined image quality.
Innovation Solution
The implementation of a display substrate design that includes a gate line, data lines, transverse storage lines, longitudinal storage lines, and contact electrodes, with a specific layout and insulation structure to minimize wiring resistance and optimize the distribution of common voltage signals, thereby reducing the extent of the periphery area and enhancing display quality.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If the width of plate voltage delivering wiring is increased to reduce RC delay, then the conductivity and voltage delivery speed improve, but the ratio of display area to overall panel area decreases
Solution Approach 1:
The patent divides the single-direction storage line structure into two-directional transverse and longitudinal storage lines that intersect and cooperate. This segmentation allows voltage to be delivered through multiple pathways, reducing the required width of individual wiring while maintaining fast voltage delivery speed and minimizing periphery area occupation.
Solution Approach 2:
The patent transitions from conventional single-direction storage lines to a two-directional network of transverse and longitudinal storage lines. By adding the longitudinal dimension, the system achieves better voltage distribution with narrower wiring, improving the display area to periphery area ratio while maintaining fast response.
2Device complexity
If centralized driving part is used to apply plate voltage to all storage lines, then the circuit integration is simplified, but the RC delay time varies significantly for interior pixel units
Solution Approach 1:
The patent implements local quality by having different storage lines (transverse and longitudinal) serve different spatial regions with optimized voltage delivery paths. The two-directional structure ensures that interior pixel units receive voltage with minimal delay comparable to peripheral units, achieving uniform voltage delivery across the display area.
3Device complexity
If storage lines are disposed to extend in one direction only, then the wiring layout is simplified, but the voltage delivery distance and RC delay increase for interior pixels
Solution Approach 1:
The patent segments the voltage delivery path into transverse and longitudinal components. This segmentation creates multiple shorter pathways for voltage to reach interior pixels, reducing the maximum delivery distance and RC delay time while maintaining a relatively simple wiring layout through systematic arrangement.
Solution Approach 2:
By introducing longitudinal storage lines in addition to transverse lines, the patent creates a two-dimensional voltage delivery network. This dimensional expansion reduces the maximum distance voltage must travel to reach interior pixels, minimizing RC delay time while keeping the overall wiring layout organized and manageable.
Data Source
AI summary
A display substrate includes a gate line extended in one direction of a base substrate, a first data line extended in a direction crossing the gate line, a transverse storage line extended in the extending direction of the gate line and crossing the first data line, a longitudinal storage line extended in the extending direction of the first data line and crossing the transverse storage line, a portion of an overlapping area between the longitudinal storage line and the transverse storage line is exposed in a contact part region having an opening partially exposing the transverse storage line. A contact electrode covers the contact part opening and makes electrical contact with each of the transverse storage line and the longitudinal storage line.