Display Timing Controller Variable Refresh Rate Synchronization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Variable refresh rate technologies in display apparatuses can cause image distortion due to delayed interface timing and pixel driving voltage changes when the refresh rate suddenly increases or decreases.

Innovation Solution

A display apparatus and driving method that include a processor outputting a frequency variation command signal and a timing controller controlling the refresh rate change based on the temporal position of the signal, using different synchronization signals to prevent image distortion.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If the refresh rate is suddenly increased to achieve high-speed driving, then the pixel response speed is improved, but the interface timing and pixel driving voltage change timing are delayed, causing image distortion

Engineering Contradiction:
Improvepixel response speedVSAvoidimage quality
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The timing controller performs preliminary actions by adjusting interface timing and pixel driving voltage change timing in advance before the refresh rate actually changes. When a refresh rate change is detected, the controller proactively modifies the timing of data interface signals and pixel driving voltage transitions to occur earlier or later as needed, ensuring that these critical timing events are synchronized with the new refresh rate before the actual rate change takes place, thereby preventing image distortion

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system implements feedback by continuously monitoring the refresh rate status and using this information to dynamically adjust interface timing and pixel driving voltage timing. The timing controller receives feedback about the current refresh rate and the timing of various signals, and uses this feedback to make real-time adjustments to ensure that interface timing and pixel driving voltage changes remain synchronized with the actual pixel driving operations, preventing image distortion caused by timing mismatches

Inventive Principle:
Principle #23Feedback

2Loss of energy

If the refresh rate is decreased to reduce power consumption, then energy efficiency is improved, but the interface timing and pixel driving voltage change timing are delayed, causing image distortion

Engineering Contradiction:
Improvepower consumptionVSAvoidimage quality
Core Design Contradiction:
Loss of energyVSReliability

Solution Approach 1:

When the refresh rate is decreased for power saving, the timing controller performs preliminary actions by adjusting interface timing and pixel driving voltage change timing in advance. The controller proactively modifies when these timing events occur to match the lower refresh rate before the actual rate change happens, ensuring that data interface signals and pixel driving voltages remain synchronized with the reduced refresh rate, thereby preventing image distortion while maintaining energy efficiency

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system uses feedback mechanisms to monitor the decreased refresh rate status and dynamically adjust interface timing and pixel driving voltage timing accordingly. The timing controller receives feedback about the reduced refresh rate and uses this information to make real-time timing adjustments, ensuring that all signals remain synchronized with the lower refresh rate operation, preventing image distortion while achieving power consumption reduction

Inventive Principle:
Principle #23Feedback

3Adaptability or versatility

If variable refresh rate switching is implemented to adapt to different driving needs, then system adaptability is improved, but timing synchronization between interface signals and pixel driving is disrupted, causing image distortion

Engineering Contradiction:
Improverefresh rate adaptabilityVSAvoidtiming synchronization
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The system implements dynamic adaptability by enabling the timing controller to continuously adjust interface timing and pixel driving voltage timing based on the current refresh rate status. When refresh rate switching occurs between high-speed and low-speed modes, the controller dynamically modifies the timing of data interface signals and pixel driving voltage transitions to match the new refresh rate, ensuring that timing synchronization is maintained throughout the transition and preventing image distortion while preserving refresh rate flexibility

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system uses comprehensive feedback mechanisms to detect refresh rate changes and automatically adjust timing parameters. The timing controller receives feedback about the current refresh rate mode and uses this information to make real-time adjustments to interface timing and pixel driving voltage timing, ensuring that timing synchronization is automatically restored after any refresh rate switching event, thereby maintaining both adaptability and timing reliability

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS12039912B2Display apparatus and driving method thereof
Publication Date: 2024.07.16 LG DISPLAY CO LTD
  • US12039912B2 patent drawing
  • US12039912B2 patent drawing
  • US12039912B2 patent drawing

AI summary

A display apparatus includes a display panel including a plurality of pixels variably driven between a first refresh rate and a second refresh rate which is different than the first refresh rate, a processor outputting a frequency variation command signal indicative of a request to switch between the first refresh rate and the second refresh rate, and a timing controller differently controlling a time when a refresh rate of the plurality of pixels changes between the first refresh rate and the second refresh rate based on a temporal position of the frequency variation command signal received from the processor.