Distributed Echo Cancellation Circuit with Parallel RC Branches

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional echo cancellation circuits have limited flexibility in adjusting echo cancellation signals to accommodate varying loads and operating frequencies, leading to suboptimal performance in different applications.

Innovation Solution

A distributed echo cancellation circuit using multiple transistors and resistor-capacitor networks that generate echo cancellation signals at different time points, allowing for adjustable echo cancellation across various loads and frequencies.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If a conventional echo cancellation circuit is used, then the circuit structure is simple, but the echo cancellation capability is limited and cannot adapt to various applications

Engineering Contradiction:
Improveecho cancellation adaptabilityVSAvoidcircuit complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The echo cancellation circuit is divided into multiple independent parallel branches, each containing a transistor and RC network. Each branch can independently generate echo cancellation signals with different characteristics, enabling the circuit to adapt to various applications while maintaining a modular and manageable structure

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The parallel branch structure allows the circuit to serve multiple functions simultaneously - each branch can be optimized for different load conditions and frequency ranges, making the single circuit capable of handling diverse applications effectively

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Reliability

If the echo cancellation circuit uses fixed parameters, then the circuit is easy to implement, but the echo cancellation effect is suboptimal for different loads and frequencies

Engineering Contradiction:
Improveecho cancellation effectivenessVSAvoidcircuit configuration complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The circuit transitions from fixed parameters to dynamic adaptability by providing multiple parallel branches with different RC time constants and transistor characteristics. This allows the echo cancellation signal to dynamically match different load conditions and frequencies, significantly improving cancellation effectiveness across varying operating conditions

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS11245435B2Echo cancellation circuit
Publication Date: 2022.02.08 REALTEK SEMICON CORP
  • US11245435B2 patent drawing
  • US11245435B2 patent drawing
  • US11245435B2 patent drawing

AI summary

An echo cancellation circuit is coupled to a receiving circuit and a transmitting circuit of an electronic device, and the transmitting circuit includes an output transistor. The echo cancellation circuit includes first and second transistors, first and second resistor-capacitor networks (RC networks), and first and second resistors. The first transistor has a first gate, a first drain and a first source. The second transistor has a second gate, a second drain and a second source. The first drain and the second drain are coupled to the receiving circuit. The first RC network is coupled between the gate of the output transistor and the first gate. The second RC network is coupled between the first gate and the second gate. The first resistor is coupled between the first source and a reference voltage. The second resistor is coupled between the second source and the reference voltage.