Distributed Intelligence Network for Modular Processor Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional computer systems face challenges in maximizing processor utilization, achieving concurrent processing, and modular flexibility, particularly in managing interconnections of automated components, leading to inefficiencies and limitations in handling complex tasks.

Innovation Solution

A multiprocessor, multiprogrammable computer system with a distributed intelligence network where each node contains its own processor, allowing for concurrent processing and self-management, with a 'brain' issuing higher-level commands and enabling modular addition or removal of peripheral devices without significant impact on other processors.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of operation

If a central processor is used to manage input/output operations, then control is centralized and simple to implement, but processor utilization decreases and processing time increases

Engineering Contradiction:
Improvecontrol managementVSAvoidprocessor utilization
Core Design Contradiction:
Ease of operationVSProductivity

Solution Approach 1:

The system divides the computer into multiple independent processors (central processor, peripheral processors, I/O processors) that can operate concurrently. Each processor handles specific tasks independently, eliminating the bottleneck of centralized control and maximizing overall system productivity through parallel processing.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

I/O processors act as intermediary components between the central processor and peripheral devices. These dedicated I/O processors handle input/output operations independently, allowing the central processor to focus on computation while maintaining efficient data transfer through specialized intermediate processing units.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If peripheral devices are fully utilized with concurrent processing, then system productivity increases, but device complexity and interconnection management increase

Engineering Contradiction:
Improveconcurrent processing capabilityVSAvoidinterconnection management
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The system segments control functions by assigning dedicated peripheral processors to manage groups of peripheral devices. This segmentation allows concurrent processing of multiple devices while simplifying interconnection management, as each peripheral processor independently handles its assigned devices without requiring complex centralized coordination.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Peripheral processors serve multiple functions: they manage peripheral devices, handle data buffering, perform preliminary data processing, and coordinate with both the central processor and I/O processors. This multi-functionality reduces the need for specialized components and simplifies the overall system architecture while maintaining high productivity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Adaptability or versatility

If the system is highly modular to allow easy addition or subtraction of peripheral devices, then adaptability increases, but system complexity and control management difficulty increase

Engineering Contradiction:
Improvemodular capabilityVSAvoidcontrol management
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The system is organized into modular segments (central processor, peripheral processors, I/O processors, and peripheral devices) that can be independently added or removed. Each peripheral processor manages a specific group of devices, allowing modular expansion without requiring changes to the central processor or other peripheral processors, thus maintaining simplicity while enhancing adaptability.

Inventive Principle:
Principle #1Segmentation

4Reliability

If the central processor continuously monitors and manages all peripheral devices, then system control is tight and reliable, but the central processor cannot be fully utilized for computation

Engineering Contradiction:
Improvesystem controlVSAvoidcentral processor utilization
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

Control responsibilities are segmented and distributed to peripheral processors that manage specific peripheral devices. This segmentation allows the central processor to focus on high-level computation and coordination, while peripheral processors handle device monitoring and control, ensuring both reliable system control and maximum central processor utilization through concurrent operation.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Peripheral processors act as intermediary control units between the central processor and peripheral devices. They maintain reliable device control independently while communicating with the central processor only when necessary, allowing the central processor to remain fully utilized for computation without compromising system control reliability.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS10681139B2System for arranging and controlling interconnected intelligences
Publication Date: 2020.06.09 DAXBOT INC
  • US10681139B2 patent drawing
  • US10681139B2 patent drawing
  • US10681139B2 patent drawing

AI summary

Distant semi-autonomous systems containing their own processors and are capable of thinking for themselves, and to some extent, controlling lower functions is provided herein. These semi-autonomous systems may be referred to as “nodes”. The network is not dependent on actual protocol or network topology. The brain, one or more central multiprocessors, is only tasked with issuing simpler, higher-level commands such as “faster” or “slower”, or “execute a grabbing motion”. These commands are then interpreted and executed by the nodes.