Distributed Voltage Regulator for Memory Macro IR Drop Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing LDO regulators face challenges in large-scale memory arrays due to increased wire resistance and IR drops, leading to voltage drops and difficulty in maintaining stable output voltages, especially with large dynamic load currents and macro capacitive loads, which can increase area, power overhead, and cost.
Innovation Solution
A voltage regulator system with a global voltage generator connected to local driver circuits, providing a feedback loop only at the global level, eliminating feedback loops at local drivers, and using smaller local power supplies and fast push-pull circuits to replicate a reference voltage efficiently across memory macros.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If a centralized LDO regulator is used for multiple memory macros, then area and power overhead are reduced, but wire resistance and IR drops increase causing voltage instability
Solution Approach 1:
The patent divides the centralized LDO regulator into multiple distributed local LDO regulators, each serving specific memory macros. This segmentation reduces wire resistance and IR drops by placing voltage regulation closer to the load, while maintaining overall area efficiency through shared infrastructure components.
Solution Approach 2:
The patent implements local voltage regulation at distributed LDO regulators positioned near memory macros, providing tailored voltage control to specific regions. This local quality approach ensures voltage stability for each memory macro while reducing the impact of wire resistance and IR drops that would affect a centralized approach.
2Reliability
If distributed local LDO regulators are used for each memory macro, then voltage stability is improved, but area and power overhead increase
Solution Approach 1:
The patent designs distributed LDO regulators with universal architectures that can serve multiple memory macros simultaneously. Each LDO regulator is configured to provide voltage regulation to multiple macros, reducing the total number of regulators needed and thereby minimizing area overhead while maintaining voltage stability.
Solution Approach 2:
The patent merges multiple LDO regulator functions into shared infrastructure components, such as common reference voltage generators and control logic. This combining approach reduces redundant circuitry across distributed regulators, lowering overall area and power overhead while preserving local voltage regulation capabilities.
3Stability of the object's composition
If large compensation capacitors are used in LDO regulators, then voltage regulation stability is improved, but area and cost increase
Solution Approach 1:
The patent optimizes compensation capacitor values in distributed LDO regulators by adjusting design parameters such as transistor sizing, feedback network configurations, and operating currents. These parameter changes enable adequate voltage regulation stability with smaller capacitor values, reducing area and cost while maintaining regulatory performance.
Solution Approach 2:
The patent implements dynamic compensation techniques in the LDO regulators, where compensation capacitance is adjusted based on operating conditions such as load current and input voltage. This dynamic approach maintains voltage regulation stability across varying conditions without requiring large fixed capacitor values, thereby reducing area overhead.
Data Source
AI summary
A voltage regular system includes a global voltage generator circuit having a reference input terminal configured to receive a reference voltage and an output terminal configured to output a gate signal that replicates the reference voltage. A plurality of driver circuits each have an input terminal connected to the output terminal of the global generator circuit. An output terminal of each of the driver circuits is connected to a corresponding one or more of a plurality of memory macros. The driver circuits are each configured to output a control signal that replicates the reference voltage to its corresponding memory macro(s).


