Distributed Relocatable Voltage Regulator for FPGA Socket Compatibility

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional ASICs are not compatible with FPGAs due to power supply voltage mismatch, making it difficult to replace FPGAs with platform ASICs without external components or board-level modifications.

Innovation Solution

A distributed relocatable voltage regulator is implemented using pre-diffused regions on an integrated circuit, which can be metal-programmed to generate core power on a per-pin basis, manage power dissipation, and facilitate power management, allowing for 'same socket' retrofits without additional components or board modifications.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If FPGAs are used to achieve high performance, then performance is improved, but power consumption increases and heat dissipation requirements increase

Engineering Contradiction:
ImproveperformanceVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The patent divides the voltage regulation function into multiple distributed regulators across the FPGA fabric, with each region having its own voltage regulator. This segmentation allows localized power management and reduces overall power consumption by regulating voltage only where needed rather than across the entire device.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements per-region voltage regulation where each region can have customized voltage levels tailored to its specific performance requirements. This local quality approach allows high-performance regions to operate at higher voltages while low-performance regions operate at lower voltages, optimizing the balance between performance and power consumption.

Inventive Principle:
Principle #3Local quality

2Use of energy by moving object

If platform ASICs are used to reduce power consumption, then power consumption is reduced, but compatibility with existing FPGA sockets is lost

Engineering Contradiction:
Improvepower consumptionVSAvoidsocket compatibility
Core Design Contradiction:
Use of energy by moving objectVSAdaptability or versatility

Solution Approach 1:

The patent implements a universal voltage regulator design that can operate in multiple voltage modes (1.2V, 1.8V, 2.5V, 3.3V) and supports both FPGA and ASIC architectures. This multi-functionality allows the same device to replace FPGAs in existing sockets while providing ASIC-level power efficiency, achieving both universality and energy efficiency.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Adaptability or versatility

If voltage regulators are integrated into the FPGA fabric to enable drop-in replacement, then socket compatibility is improved, but device complexity increases

Engineering Contradiction:
Improvesocket compatibilityVSAvoiddevice complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent merges the voltage regulator functionality directly into the FPGA fabric by integrating regulators within the logic regions. This consolidation eliminates the need for external voltage regulation components and board-level modifications, achieving socket compatibility while managing complexity through integration rather than addition of separate components.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS7373629B2Distributed relocatable voltage regulator
Publication Date: 2008.05.13 BELL SEMICONDUCTOR LLC
  • US7373629B2 patent drawing
  • US7373629B2 patent drawing
  • US7373629B2 patent drawing

AI summary

An apparatus comprising an integrated circuit having (i) a number of regions each pre-diffused and configured to be metal-programmed and (ii) a plurality of pins configured to connect the integrated circuit to a socket. A logic portion may be implemented on the integrated circuit (i) configured to implement integrated circuit operations and (ii) having one or more I/O connections and one or more supply connections. A first group of the pre-diffused regions are metal-programmed and coupled to said I/O connections. A second group of the pre-diffused regions are metal-programmed and coupled to the supply connections.