DLL-Domain Clock Enablement for Low-Power Shifter Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Electronic devices face a challenge in reducing power consumption while maintaining high processing speed, as traditional free-running clock signals cause unnecessary power waste, especially in shifter circuits.
Innovation Solution
A cross-domain enablement method is introduced, where a local clock signal is provided to a logic-circuit device operated in a delay-locked loop (DLL) domain, activated only when needed, using a controller module and a cloned delay line to ensure the clock signal arrives earlier than the command signal, thereby reducing power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a free-running clock signal is used in the shifter circuit, then the circuit can operate continuously without interruption, but the power consumption increases due to unnecessary charging and discharging of capacitance
Solution Approach 1:
The patent applies preliminary action by enabling the clock signal in advance before the actual data shifting operation begins. The enable signal is generated by delaying the command signal through a cloned delay line, ensuring the clock signal is already active when data arrives, thus avoiding interruption while minimizing unnecessary operation time
Solution Approach 2:
The patent implements periodic action by using a delay-locked loop (DLL) to generate periodic clock cycles only when needed. Instead of continuous free-running clock, the system activates periodic clock cycles synchronized with actual data transfer requirements, reducing power consumption during idle periods
2Use of energy by moving object
If the clock signal is activated only when needed, then power consumption is reduced, but the processing speed may be affected due to signal timing delays
Solution Approach 1:
The cloned delay line performs preliminary action by delaying the command signal to generate the enable signal in advance. This ensures that when data arrives at the shifter circuit, the clock signal is already active and ready, eliminating any processing delay while maintaining power savings during idle periods
Solution Approach 2:
The enable signal acts as an intermediary between the command signal and the clock signal. It mediates the timing relationship by being generated through the cloned delay line, ensuring proper synchronization between data arrival and clock activation without direct coupling
Data Source
AI summary
A cross-domain enablement method is configured for providing a local clock signal to a logic-circuit device, which is operated in a delay-locked loop (DLL) domain. The logic-circuit device includes a command input and a clock input. The cross-domain enablement method comprises steps of: starting to provide the local clock signal to the clock input of the logic-circuit device by enabling a clock signal in the DLL-domain when a first command signal in a clock domain is activated; and, providing a second command signal in the DLL-domain to the command input of the logic-circuit device. The second command signal in the DLL-domain is activated later than the first command signal in the clock domain.