Dog Bone Conductive Lines and Etching Prevention Patterns for Semiconductor Memory

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current semiconductor devices face challenges in miniaturization, low power consumption, and high performance due to limitations in the design of memory circuits, particularly in the integration of variable resistance elements and etching prevention patterns, which affect the reliability and efficiency of data storage.

Innovation Solution

The semiconductor device incorporates a specific arrangement of first and second contacts, conductive lines with dog bone-type patterns, and etching prevention patterns made of insulating materials, such as nitride, to prevent short failures and enhance the reliability of variable resistance elements, allowing for improved data storage characteristics.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of moving object

If variable resistance elements are integrated into memory circuits for miniaturization, then device density and integration are improved, but short failures and reliability issues increase

Engineering Contradiction:
Improvedevice densityVSAvoidshort failure prevention
Core Design Contradiction:
Area of moving objectVSReliability

Solution Approach 1:

An etching prevention pattern layer is introduced as an intermediary between the variable resistance element and the etching process. This pattern layer acts as a protective mediator that prevents direct contact between the etching solution and the variable resistance element, thereby preventing short failures while allowing high-density integration

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The etching prevention pattern is formed in advance before the variable resistance element is fully processed. This preliminary action ensures that the protective pattern is already in place to prevent short failures during subsequent etching operations, maintaining both high density and reliability

Inventive Principle:
Principle #10Preliminary action

2Reliability

If etching prevention patterns are added to protect variable resistance elements, then reliability is improved, but device complexity increases

Engineering Contradiction:
Improveshort failure preventionVSAvoidstructure complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The etching prevention pattern is merged with existing memory circuit structures such as bit lines or source lines. By combining the protective function with existing conductive elements, the pattern does not add significant structural complexity while still providing reliable short failure prevention

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The etching prevention pattern serves multiple functions: it protects variable resistance elements from short failures, acts as a conductive path for electrical signals, and maintains structural integrity. This multi-functionality reduces the need for separate protective structures, thereby limiting increases in device complexity

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS10199272B2Electronic device and method for fabricating the same
Publication Date: 2019.02.05 SK HYNIX INC
  • US10199272B2 patent drawing
  • US10199272B2 patent drawing
  • US10199272B2 patent drawing

AI summary

A semiconductor device may include: a plurality of first contacts arranged at a predetermined distance in a first direction and a second direction crossing the first direction; a plurality of second contacts alternately arranged between the first contacts and arranged at a predetermined distance in the first direction and the second direction; a plurality of dog bone-type conductive lines connected to the second contacts arranged in the second direction, respectively, among the plurality of second contacts, and having concave parts and convex parts; and a plurality of etching prevention patterns formed over the plurality of conductive lines so as to overlap the conductive lines, respectively.