Doherty Power Amplifier with Interdigitated Transistors

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Doherty power amplifiers experience significant signal power loss at high frequencies due to the distributed nature of output bond pads, leading to poor power added efficiency, as the phase difference between signals at the edge fingers of amplifiers results in substantial signal power loss.

Innovation Solution

A Doherty power amplifier design with integrated and interdigitated power transistor fingers, phase shifters, and signal combiners, where the output combiner is closely electrically coupled to the peaking fingers, and a CLC topology is used to provide a 90-degree phase shift between carrier and peaking finger outputs, reducing phase discrepancies and signal loss.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If more transistor fingers are used for higher-power amplifiers, then output power level is improved, but signal power loss increases due to distributed nature of output bond pads at high frequencies

Engineering Contradiction:
Improveoutput power levelVSAvoidsignal power loss
Core Design Contradiction:
PowerVSLoss of energy

Solution Approach 1:

The amplifier is divided into multiple independent amplifier units, each with its own transistor fingers and output bond pad. This segmentation allows each unit to operate independently with optimized local interconnections, reducing the cumulative phase discrepancy and signal loss that would occur in a single large amplifier with many fingers connected through long bond pads.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Multiple amplifier units are arranged in a spatial distribution across the package substrate, transitioning from a single-plane finger arrangement to a multi-dimensional layout. This allows output bond pads to be positioned closer to each amplifier unit, reducing the length and distributed effects of interconnections while maintaining high power output capability.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Volume of moving object

If the wavelength of RF signal approaches the physical dimensions of transistor block, then amplifier size is reduced, but large phase difference results between signals at edge fingers leading to poor power added efficiency

Engineering Contradiction:
Improveamplifier sizeVSAvoidpower added efficiency
Core Design Contradiction:
Volume of moving objectVSLoss of energy

Solution Approach 1:

By segmenting the amplifier into multiple small units, each unit maintains compact dimensions that are small compared to the RF wavelength, minimizing phase differences within each unit. The overall amplifier achieves high power output through the parallel combination of these compact units rather than through a single large transistor block.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The package substrate and output bond pads serve as intermediaries that collect and combine signals from multiple amplifier units. This intermediary structure allows signals from edge fingers to be combined with minimal phase discrepancy, maintaining power added efficiency while enabling a compact overall amplifier design.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentEP3780387B1Integrated multiple-path power amplifier with interdigitated transistors
Publication Date: 2022.12.07 NXP USA INC
  • EP3780387B1 patent drawingFigure 1
  • EP3780387B1 patent drawingFigure 2
  • EP3780387B1 patent drawingFigure 3

AI summary

A multiple-path amplifier (e.g., a Doherty amplifier) includes first and second amplifier input terminals and an amplifier output terminal integrally-formed with a semiconductor die, and at least two amplifier cells positioned adjacent to each other between the amplifier input terminals and the amplifier output terminal. Each amplifier cell includes first and second transistors (e.g., field effect transistors) integrally-formed with the semiconductor die, where the first and second transistors each include a transistor input (e.g., a gate terminal) and a transistor output (e.g., a drain terminal). The first transistor input is coupled to the first amplifier input terminal, and the second transistor input is coupled to the second amplifier input terminal. A combining node is coupled to the second transistor output and to the amplifier output terminal, and a first phase shift element (e.g., an inductor) is electrically connected between the first transistor output and the combining node.