Double-Precision Ray Traversal Circuitry for BVH Processing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Ray tracing technologies face inefficiencies in real-time performance due to resource-intensive processing of visibility queries, particularly in traversing and intersecting nodes in a bounding volume hierarchy (BVH), which hinders cinematic rendering applications.

Innovation Solution

The implementation of a graphics processor architecture that includes specialized ray tracing cores with dedicated circuitry for performing BVH traversal and intersection tests, offloading these computations from general-purpose graphics processing units to optimize performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If general-purpose graphics processing units are used for ray tracing, then hardware simplicity is maintained, but processing speed and real-time performance deteriorate

Engineering Contradiction:
Improveray tracing processing speedVSAvoidhardware architecture complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The graphics processing system is segmented into separate functional units: general-purpose graphics processing units for standard rendering tasks and dedicated ray tracing cores for visibility query processing. This segmentation allows each unit to be optimized for its specific function, with the ray tracing cores handling BVH traversal and intersection tests independently to improve overall processing speed without requiring the entire system to become more complex.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Dedicated ray tracing cores are introduced as intermediary processing units between the graphics processing units and the rendering output. These intermediary cores specifically handle the computationally intensive ray-scene intersection operations by traversing bounding volume hierarchies, thereby offloading work from the general-purpose GPUs and enabling real-time performance while maintaining architectural modularity.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If dedicated ray tracing cores are introduced, then processing speed improves, but device complexity increases

Engineering Contradiction:
Improverendering throughputVSAvoidprocessor architecture complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The dedicated ray tracing cores are designed with multi-functionality to handle various rendering tasks including BVH traversal, node intersection tests, and visibility queries. By making these cores universal for different ray tracing operations, the system achieves improved rendering throughput without proportionally increasing complexity, as a single core design can serve multiple purposes in the rendering pipeline.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

Instead of making the entire graphics processing unit more complex, the invention creates simplified copies or instances of specialized ray tracing cores that can be deployed in parallel. Each core is a dedicated unit optimized for ray tracing, allowing the system to achieve high productivity through parallel processing while keeping individual core complexity manageable through replication rather than monolithic complexity.

Inventive Principle:
Principle #26Copying

3Measurement precision

If bounding volume hierarchy traversal is performed with high precision, then rendering accuracy improves, but computational time increases

Engineering Contradiction:
Improveray-scene intersection precisionVSAvoidtraversal computation time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent replaces general-purpose floating-point arithmetic with specialized hardware circuits designed for BVH traversal and intersection testing. These dedicated circuits perform precision calculations more efficiently by using custom logic that is optimized for the specific mechanics of ray-BVH interaction, thereby achieving high measurement precision for ray-scene intersections while reducing the computational time required for traversal compared to software-based approaches.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The system changes the parameter precision dynamically during BVH traversal by using different data representations for different operations. For instance, it employs specialized data structures and precision levels for bounding box comparisons and intersection tests, adjusting precision parameters to match the computational requirements of each traversal step. This allows high rendering accuracy to be maintained while minimizing unnecessary computational time by using appropriate precision only where needed.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS12198250B2Apparatus and method for double-precision ray traversal in a ray tracing pipeline
Publication Date: 2025.01.14 INTEL CORP
  • US12198250B2 patent drawing
  • US12198250B2 patent drawing
  • US12198250B2 patent drawing

AI summary

Apparatus and method for double-precision traversal and intersection. For example, one embodiment of an apparatus comprises: a bounding volume hierarchy (BVH) generator to construct a BVH comprising a plurality of hierarchically arranged BVH nodes; a ray storage to store rays to be traversed through one or more of the BVH nodes; ray traversal circuitry comprising a first plurality of 64-bit arithmetic logic units (ALUs) which natively support double-precision floating point operations, the ray traversal circuitry to use at least a first ALU of the one or more ALUs to traverse a first ray through a first BVH node at a double-precision floating point precision to generate double-precision floating point traversal results; a plurality of execution units (EUs) coupled to the ray traversal circuitry, at least one of the plurality of EUs comprising a second plurality of 64-bit ALUs capable of natively performing double-precision floating point operations, the at least one of the plurality of EUs to execute one or more intersection shaders to perform ray-primitive intersection testing at double-precision floating point precision based on the double-precision floating point traversal results.