Double-Vinit Pixel Circuit for Flicker-Free Under-Display Panels
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The presence of parasitic capacitance on conductive wires in display panels with light-transmittable regions causes delays in the turn-on time of light-emitting elements, leading to screen flickering, especially in low-gray-scale pictures, due to varying wire lengths and parasitic capacitance affecting different light-emitting elements differently.
Innovation Solution
A display panel design with a double-Vinit pixel circuit configuration, where the second initial power source terminal provides a higher potential signal than the first, allowing the voltage difference between the ends of the light-emitting element to quickly reach the turn-on voltage, reducing parasitic capacitance effects and minimizing light-emitting delays.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Illumination intensity
If a light-transmittable display region is provided to increase screen-to-body ratio, then optical devices can be disposed under the display region, but parasitic capacitance on conductive wires causes delays in turn-on time of light-emitting elements leading to screen flickering
Solution Approach 1:
The pixel circuit is divided into two independent initial power source terminals (first initial power source terminal and second initial power source terminal) that can be independently controlled. This segmentation allows different voltage levels to be applied to different parts of the circuit at different times, enabling the reset phase to use a higher voltage from the second terminal to quickly discharge parasitic capacitance, while the light-emitting phase uses the first terminal for normal operation, thus eliminating flicker without affecting light transmittance
Solution Approach 2:
The patent applies a preliminary reset action before the light-emitting phase by using the second initial power source terminal to quickly discharge parasitic capacitance on conductive wires. This preliminary action ensures that when the light-emitting element is supposed to turn on, the parasitic capacitance has already been discharged, preventing delayed turn-on and flickering, while the light-transmittable display region maintains its optical properties
2Ease of operation
If conductive wires connect pixel circuits to light-emitting elements, then electrical connection is established, but varying wire lengths and parasitic capacitance affect different light-emitting elements differently causing turn-on delays
Solution Approach 1:
The patent applies preliminary anti-action by using the second initial power source terminal to preemptively discharge parasitic capacitance on conductive wires before the light-emitting phase begins. This counteracts the harmful effect of parasitic capacitance that would otherwise cause turn-on delays, ensuring all light-emitting elements turn on simultaneously regardless of wire length variations
Solution Approach 2:
The patent changes the voltage parameter by introducing a second initial power source terminal with a higher voltage level than the first initial power source terminal. This parameter change enables faster discharge of parasitic capacitance during the reset phase, reducing turn-on time delays caused by varying wire lengths and parasitic capacitance, while maintaining proper electrical connections
Data Source
AI summary
A display panel including: a base substrate which includes a display region and a non-display region on at least one side of the display region, the display region includes a first display region and a second display region having a resolution higher than that of the first display region, and the non-display region includes a pixel circuit region; a plurality of first light-emitting elements in the first display region; and a plurality of first pixel circuits in the pixel circuit region, where orthographic projections of the plurality of first pixel circuits and orthographic projections of the plurality of first light-emitting elements on the base substrate are not overlapped with one another.


