DRAM Capacitor Metal Plate Protection at Cell-Peripheral Boundaries
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In highly integrated semiconductor devices like DRAM, maintaining or increasing capacitance while reducing unit cell area is challenging, and the metal plate layer in capacitors is prone to ripping defects during processing.
Innovation Solution
The integrated circuit device incorporates a capacitor structure with a metal plate layer and a silicon germanium layer as the upper electrode, using an etch stop pattern in the interlayer insulating layer to protect the metal plate layer from defects during polishing, and a method of manufacturing involving multiple interlayer insulating layers to prevent over-etching and maintain structural integrity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If the metal plate layer is directly exposed during polishing to reduce processing steps, then manufacturing complexity is reduced, but ripping defects occur in the metal plate layer
Solution Approach 1:
An etch stop pattern is introduced as an intermediary layer between the interlayer insulating layer and the metal plate layer. This etch stop pattern serves as a protective mediator during polishing operations, preventing direct contact between polishing tools and the metal plate layer, thereby avoiding ripping defects while maintaining a relatively simple processing flow.
Solution Approach 2:
The etch stop pattern is formed in advance before the final polishing step. By preliminarily establishing this protective layer, the metal plate layer is pre-protected against potential damage during subsequent polishing operations, ensuring its integrity without requiring complex real-time monitoring or adjustment mechanisms.
2Productivity
If the unit cell area is reduced to increase integration density, then productivity is improved, but maintaining capacitance becomes more difficult
Solution Approach 1:
The capacitor structure transitions from a planar configuration to a vertical three-dimensional structure. By stacking multiple layers including lower electrodes, dielectric layers, upper material layers, and metal plate layers in the vertical dimension, the capacitance is maintained or enhanced while the horizontal footprint is minimized, enabling higher integration density.
Solution Approach 2:
The capacitor employs a composite structure combining different materials: lower electrodes (conductive), dielectric layers (insulating with high permittivity), upper material layers, and metal plate layers. This composite approach allows optimization of each layer's properties to achieve high capacitance in a compact volume, resolving the contradiction between small area and capacitance maintenance.
3Reliability
If multiple etch stop patterns are added to protect the metal plate layer, then reliability is improved, but device complexity increases
Solution Approach 1:
Instead of uniformly protecting the entire metal plate layer structure, etch stop patterns are strategically placed only at critical locations where ripping defects are most likely to occur, such as boundary portions between memory cell area and peripheral circuit area. This localized approach provides necessary protection while minimizing the increase in device complexity.
Solution Approach 2:
The solution uses a partial approach by implementing etch stop patterns only where absolutely necessary for protection, rather than covering the entire structure. This partial action suffices to prevent the most critical ripping defects without requiring comprehensive protection everywhere, thus balancing reliability improvement with acceptable device complexity.
Data Source
AI summary
An integrated circuit device includes a substrate having a memory cell area and a peripheral circuit area extending around the memory cell area, cell transistors in the memory cell area, and a peripheral circuit transistor in the peripheral circuit area. The device further includes: a capacitor structure including lower electrodes on the cell transistors, a dielectric layer on a surface of the lower electrodes, an upper material layer on the dielectric layer, and a metal plate layer on the upper material layer; an interlayer insulating layer on the metal plate layer in the memory cell area and on the peripheral circuit transistor in the peripheral circuit area; and an etch stop pattern in the interlayer insulating layer at a boundary portion of the memory cell area and the peripheral circuit area. The etch stop pattern is spaced laterally from a sidewall of the metal plate layer and extends vertically.