DRAM Power Reduction via Early Read-Write Circuit Segmentation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional DRAM devices experience significant power consumption and performance delays due to the time required to enable and disable clock distribution systems and IO circuitry during read and write operations, as the power supply noise takes longer to dissipate than the operation latency, leading to delayed memory access.
Innovation Solution
The method involves an early indication of upcoming memory access operations, enabling only the necessary clock distribution system and IO circuitry for either read or write operations, thereby reducing power consumption and enabling these systems earlier in the process.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the DRAM device enables both read and write clock distribution systems and IO circuitry simultaneously, then the memory access operation can be performed, but the power consumption increases significantly
Solution Approach 1:
The patent divides the clock distribution systems and IO circuitry into separate read and write sections. Instead of enabling both simultaneously, the system segments the functionality and enables only the necessary section (read or write) based on the upcoming memory access operation type, thereby reducing power consumption while maintaining operational reliability.
Solution Approach 2:
The patent receives an indicator from the memory controller before the memory access operation to determine whether a read or write operation is upcoming. This preliminary information allows the DRAM device to proactively enable only the required clock distribution system and IO circuitry in advance, avoiding unnecessary power consumption while ensuring the correct circuits are ready for operation.
2Use of energy by moving object
If the DRAM device disables clock distribution systems and IO circuitry to reduce power consumption, then power usage decreases, but the wakeup time increases causing performance delays
Solution Approach 1:
By receiving the operation indicator in advance and enabling the necessary clock distribution system and IO circuitry before the actual memory access operation, the system eliminates the wakeup delay. The circuits are already enabled and ready when needed, so no time is lost during startup, thus resolving the contradiction between power savings and performance.
3Loss of time
If the DRAM device enables clock distribution systems and IO circuitry early, then the memory access operation can start sooner, but the power supply noise has not dissipated causing delays
Solution Approach 1:
The patent enables the clock distribution system and IO circuitry early based on the received indicator, but the system is designed to handle power supply noise appropriately. The early enablement allows the circuits to be ready before the memory access operation, and the system manages the power supply stability during this transition period to prevent delays.
Data Source
AI summary
Various embodiments include a memory device that is capable of performing memory access operations with reduced power consumption relative to prior approaches. The memory device receives early indication as to whether a forthcoming memory access operation is a read operation or a write operation. The memory device enables various circuits and disables other circuits depending on whether this early indication identifies an upcoming memory access operation as a read operation or a write operation. As a result, circuits that are not needed for an upcoming memory access operation are disabled earlier during the memory access operation relative to prior approaches. Disabling such circuits earlier during the memory access operation reduces power consumption without reducing memory device performance.