DRAM Power-Down Timing Control With Configurable Power Gating
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional power-down operations in DRAM devices are limited in optimizing system power consumption due to fixed, internally defined rules that do not account for varying system-specific requirements.
Innovation Solution
A memory device with a mode register and power-down control circuit that allows for customizable power-down operations, including power gating, based on setting values and start times, controlled by a memory controller.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of energy
If DRAM performs power-down operation based on internally defined fixed rules, then power consumption is reduced, but system power optimization is limited
Solution Approach 1:
The patent applies dynamics by making the power-down operation adjustable and adaptable rather than fixed. The mode register stores configurable setting values that allow the power-down behavior to be dynamically adjusted according to different system requirements, transforming a static fixed rule into a dynamic configurable mechanism.
Solution Approach 2:
The patent changes parameters by introducing configurable setting values in the mode register that define different power-down operation modes. These parameters include timing control values and power gating configuration values that can be modified to optimize power consumption for different system scenarios.
2Loss of energy
If power gating operation is performed immediately upon entering power-down state, then power consumption is reduced, but system-specific timing requirements cannot be met
Solution Approach 1:
The patent applies preliminary action by pre-configuring timing parameters and power gating settings in the mode register before the power-down state is entered. This allows the system to prepare the necessary timing information and power gating configuration in advance, enabling flexible timing control when the power-down state is actually activated.
Solution Approach 2:
The patent makes the power gating timing dynamic by using configurable start time parameters that can be adjusted based on system-specific requirements. Instead of a fixed immediate power gating, the system can dynamically control when power gating occurs relative to entering the power-down state.
Data Source
AI summary
Provided is a memory device and a method of operating same, the memory device including: a mode register configured to store a first setting value corresponding to a power-down operation to be performed in a power-down state and a second setting value corresponding to a start time of a power gating operation; and a power-down control circuit, wherein the power-down control circuit is configured to: control the memory device to perform the power-down operation based on a first command for causing the memory device to enter the power-down state, and based on the power-down operation comprising the power gating operation, control the memory device to perform the power gating operation at the start time after the memory device enters the power-down state.