DRAM Cell Pseudo Differential Sensing for Error Mitigation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As DRAM production scales to smaller lithography sizes, error rates increase, necessitating techniques to mitigate errors without impacting DRAM array timings, refresh rates, and system performance.
Innovation Solution
Implementing a DRAM cell with a first bit line, a complementary bit line, and a storage capacitor, where the voltage potential across these lines indicates the data bit, allowing for increased charge storage and easier sensing through pseudo differential sensing, reducing capacitive loading and enhancing reliability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If DRAM production scales to smaller lithography sizes, then device density and integration increase, but error rates increase
Solution Approach 1:
The patent divides the sensing operation into two separate phases: a first sensing operation that reads the original data bit, and a second sensing operation that reads the inverted data bit. This segmentation allows the system to mitigate lithography errors by comparing results from both operations, effectively resolving the contradiction between high device density and increased error rates at smaller lithography sizes.
Solution Approach 2:
The patent implements a feedback mechanism where the result of the first sensing operation is used to control the word line activation for the second sensing operation. Based on the first read result, the system selectively activates additional word lines to perform a second sensing operation, creating a feedback loop that corrects or validates data against lithography errors, thereby maintaining reliability despite scaled dimensions.
2Reliability
If charge storage in DRAM cells is increased to mitigate error rates, then sensing reliability improves, but capacitive loading increases
Solution Approach 1:
The patent employs dynamic word line activation where the second word line is selectively activated based on the result of the first sensing operation. This dynamic approach allows the system to increase charge storage and sensing reliability only when necessary, rather than continuously maintaining high charge levels that would increase capacitive loading, thus resolving the contradiction between reliability and device complexity.
3Ease of operation
If pseudo differential sensing is implemented to increase charge storage, then sensing ease improves, but device complexity increases
Solution Approach 1:
The patent performs a preliminary sensing operation using the first word line before activating the second word line. This preliminary action provides initial data that guides subsequent sensing operations, making the overall process easier to manage despite the added complexity of pseudo differential sensing. The system prepares and evaluates data in stages, reducing the operational complexity burden.
Solution Approach 2:
The patent segments the sensing operation into distinct phases with separate word line activations. By dividing the sensing process into a first operation and a second operation that are controlled separately, the system makes the complex pseudo differential sensing more manageable and easier to implement, as each segment can be optimized and controlled independently.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach allows for improved reliability and performance by increasing charge storage in DRAM cells, making it easier to sense the state of the capacitor, thus reducing error rates while maintaining optimal DRAM array timings and system performance.
Implementation Method 1
a storage capacitor having a first node coupled with the first complementary bit line
Data Source
AI summary
Techniques are disclosed for dynamic random access memory (DRAM) cell. The DRAM cell comprises a first bit line and a first complementary bit line, a storage capacitor having a first node coupled with the first complementary bit line, and a transistor selectable by a word line to couple a second node of the storage capacitor to the first bit line, wherein a voltage potential across the first bit line and the first complementary bit line when the transistor is selected is indicative of a bit of data.