Driver Chip Pad Arrangement for Reduced Fan-Out Height
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The challenge in display screens is to reduce the height of the fan-out area while maintaining a narrow bezel width, as a large number of hard wires need to access a small edge of the electrical circuit, which is difficult to achieve with the trend towards bezel-less consumer electronics and high-resolution displays.
Innovation Solution
The implementation of a new output pad sequence design on a driver chip, where interconnects are routed from side edges rather than the top edge, and multiple driver chips are used to reduce the fan-out area height and bezel width, allowing for a more compact design.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If all interconnects are routed from the top edge of the driver chip, then the routing is simple, but the fan-out area height increases
Solution Approach 1:
The patent applies dimensionality change by routing interconnects from multiple edges (top, bottom, left, right) of the driver chip instead of solely from the top edge. This distributes the interconnect entry points across different spatial dimensions, allowing the fan-out area height to be reduced while maintaining all necessary electrical connections between display elements and the driver chip
2Area of stationary object
If the bezel width is reduced, then the screen real estate increases, but the fan-out area height must be reduced making routing difficult
Solution Approach 1:
The patent segments the interconnect routing into multiple groups, with different subsets of interconnects entering the driver chip from different edges. This segmentation allows the fan-out area to be compressed in height while distributing the routing load across multiple entry points, enabling narrower bezels without sacrificing connectivity
3Length of stationary object
If multiple driver chips are used, then the fan-out area height is reduced, but the device complexity increases
Solution Approach 1:
The patent divides the driver functionality across multiple driver chips, with each chip handling a subset of interconnects from different edges. This segmentation reduces the fan-out area height required for each individual driver chip while the collective arrangement of multiple chips maintains all necessary connections without excessive complexity
Data Source
AI summary
An electronic device has a display screen and a driver chip disposed on a driver area of the display screen. A fan-out area of the display screen has interconnects configured to provide electrical accesses to display elements of the display area. The driver chip includes a first edge, a second edge, and a row of electronic pads proximate to the first edge. The electronic pads have a first subset of end pads at a first end of the first row, a second subset of end pads at a second opposite end of the first row, and a subset of intermediate pads located between the first subset and second subset of end pads. The first subset of end pads physically contact a first subset of interconnects from the first edge, and the subset of intermediate pads physically contact a second subset of interconnects from the one or more second edges.