Driver Circuit Overcurrent Delay Control to Prevent False Triggering

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Driver circuits face challenges in managing overcurrent conditions, which can lead to damage or reduced lifespan of switches due to short circuits, and existing solutions do not effectively prevent these issues during operation.

Innovation Solution

A driver circuit with an integrated overcurrent control system that includes switch control circuitry and overcurrent detection circuitry, which provides control signals to output switches after a delay interval based on detection results, ensuring safe operation by preventing overcurrent conditions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If overcurrent detection is implemented continuously without delay, then switch protection is improved, but false triggering during normal transient operation increases

Engineering Contradiction:
Improveswitch protectionVSAvoidfalse triggering
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The patent implements a delay interval mechanism that is pre-configured based on the expected transient duration of normal operation. This preliminary timing arrangement allows the system to automatically distinguish between transient overcurrent (normal) and sustained overcurrent (abnormal) conditions, preventing false triggering while maintaining protection capability.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent dynamically adjusts the detection behavior by introducing a time-based differentiation mechanism. The detection circuit transitions between different operational states based on the duration of detected overcurrent conditions, enabling adaptive response that protects against genuine faults while tolerating normal transient variations.

Inventive Principle:
Principle #15Dynamics

2Object-affected harmful factors

If a delay interval is introduced before providing control signals, then false triggering is reduced, but response time to actual overcurrent conditions increases

Engineering Contradiction:
Improvefalse triggeringVSAvoidresponse time
Core Design Contradiction:
Object-affected harmful factorsVSSpeed

Solution Approach 1:

The patent applies a partial delay mechanism that is calibrated to match the expected duration of normal transient overcurrent conditions. This selective timing approach provides sufficient delay to filter false triggers while maintaining rapid response capability for genuine overcurrent faults that exceed the delay period.

Inventive Principle:
Principle #16Partial or excessive action

3Device complexity

If simple overcurrent detection is used, then device complexity is reduced, but detection precision during transient conditions deteriorates

Engineering Contradiction:
Improvedetection circuit structureVSAvoidovercurrent detection accuracy
Core Design Contradiction:
Device complexityVSMeasurement precision

Solution Approach 1:

The patent incorporates a pre-set delay interval mechanism that is configured based on expected transient characteristics. This preliminary timing arrangement enables the simple detection circuit to achieve accurate differentiation between transient and sustained overcurrent conditions without requiring complex processing logic.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS20240297643A1Driver circuit with overcurrent protection
Publication Date: 2024.09.05 TEXAS INSTRUMENTS INC
  • US20240297643A1 patent drawing
  • US20240297643A1 patent drawing
  • US20240297643A1 patent drawing

AI summary

A circuit includes a driver circuit. The driver circuit includes a power stage and an overcurrent control circuit. The power stage includes an output switch. The overcurrent control circuit includes a switch control circuitry and overcurrent detection circuitry. The switch control circuitry is configured to: receive a first control signal; and provide a second control signal to a control terminal of the output switch responsive to a delay interval relative to the first control signal and overcurrent detection results obtained by the overcurrent detection circuitry during the delay interval.