Differential Driver Impedance Tuning for PVT-Stable Termination
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Process-voltage-temperature (PVT) variations render impedance matching in low-power or high-speed data transmission systems, such as those using Source-Series-Terminated (SST) or Voltage Mode Line (VML) drivers, challenging due to the need for precise impedance matching between field effect transistor (FET) devices and external resistors.
Innovation Solution
The implementation of a differential driver circuit with impedance-voltage devices and a feedback control circuit allows for adaptive impedance tuning by adjusting channel resistances and bias voltages, ensuring stable output swing and return loss performance across PVT variations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If fixed FET device sizes and linear internal transistors are used for impedance matching, then impedance matching is achieved under nominal conditions, but impedance matching deteriorates under PVT variations
Solution Approach 1:
The patent applies dynamics by making the impedance matching network adjustable through multiple switches (first and second switches) that can dynamically reconfigure the circuit topology. The controller responds to PVT variation detections by switching between different FET device configurations, enabling the impedance to adapt dynamically rather than remaining fixed. This resolves the contradiction by transforming a static impedance matching solution into a dynamic one that can maintain precision across varying conditions.
Solution Approach 2:
The patent changes physical parameters by altering the effective impedance values through switching different FET devices in and out of the circuit. The controller modifies circuit parameters (which FETs are active, their configuration) based on detected PVT variations. This allows the impedance matching network to adjust its electrical characteristics to compensate for PVT effects, maintaining matching precision despite environmental changes.
2Reliability
If impedance matching is optimized for nominal conditions, then signal swing performance is good, but return loss performance deteriorates under PVT variations
Solution Approach 1:
The patent implements feedback by using a detector to monitor PVT variations and a controller to respond to these detections by adjusting the impedance matching network. This closed-loop feedback mechanism allows the system to detect deviations from optimal performance due to PVT variations and automatically correct them by reconfiguring the FET devices. The feedback ensures both signal swing stability and return loss performance are maintained under varying conditions.
Solution Approach 2:
The dynamic reconfiguration capability allows the system to transition from a static impedance match optimized for nominal conditions to a dynamic system that continuously adapts. By switching different FET configurations based on real-time PVT detection, the system maintains both signal swing stability and return loss performance across the full range of operating conditions, rather than being optimized only for nominal points.
3Adaptability or versatility
If multiple FET devices are used for impedance tuning, then adaptability to PVT variations improves, but device complexity increases
Solution Approach 1:
The patent applies segmentation by dividing the impedance matching function into multiple discrete FET device segments that can be independently controlled. Each FET device or group of FETs can be switched independently based on PVT conditions. This modular segmentation allows the complex adaptation function to be broken down into manageable switching decisions, making the overall system more controllable despite the increased number of components.
Solution Approach 2:
While multiple FET devices do increase component count, the dynamic switching capability allows the system to use only the necessary subset of devices for any given PVT condition. The controller intelligently activates only the FETs needed for current impedance adjustment requirements, effectively managing complexity by dynamically enabling/disabling circuit paths rather than having all devices permanently active or connected.
Data Source
AI summary
An embodiment of an impedance adjustment apparatus is disclosed. For this embodiment of an impedance adjustment apparatus, a differential driver circuit has an input port, a first output port, a second output port, a first bias node, and a second bias node. A first impedance-voltage device is coupled to provide a first bias voltage to the first bias node. A second impedance-voltage device is coupled to provide a second bias voltage to the second bias node. A first analog voltage source is coupled to provide a first analog voltage to the first impedance-voltage device, and a second analog voltage source is coupled to provide a second analog voltage to the second impedance-voltage device.