DSL Decoder Erasure Decoding for Impulse Noise Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current DSL decoder devices face challenges in effectively handling noisy data transmission paths, particularly due to the rarity of error location knowledge, which limits their ability to correct errors and increases memory requirements, making them inefficient for noisier transmission paths and higher data rates.
Innovation Solution
A decoder system that includes a demodulator, a first decoder unit for decoding the second level of encoding, and a redundancy decoder that utilizes error indication signals to perform de-interleaving and erasure decoding, allowing for higher error correction capabilities without increasing memory requirements.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional decoding methods are used without error location knowledge, then the decoder can operate with simpler logic, but error correction capability is limited and memory requirements increase for noisier paths
Solution Approach 1:
The patent implements feedback by using the output of the first decoder (which provides error location information) to guide the operation of the second decoder. The error location flags generated during initial decoding are fed back to control the erasure decoding process, enabling the system to adaptively correct errors based on detected error patterns without requiring complex predetermined error correction algorithms
Solution Approach 2:
The patent performs preliminary error detection and location identification using the first decoder before attempting full error correction. By pre-identifying error locations and marking them with flags, the system prepares the data in advance for more efficient correction processing, reducing the complexity of the overall error correction mechanism
2Reliability
If redundancy encoding with high error correction capability is implemented, then data can be transmitted over noisier paths, but memory requirements and processing overhead increase
Solution Approach 1:
The patent segments the error correction process into two distinct stages: a first decoding pass that identifies error locations with lower overhead, and a second erasure decoding pass that corrects errors using the identified locations. This segmentation allows the system to achieve high noise tolerance without requiring excessive redundancy bits or memory, as each stage performs a specialized function rather than attempting comprehensive error correction in a single pass
3Reliability
If interleaving is used to distribute impulse noise, then error correction effectiveness improves, but processing complexity and memory buffer requirements increase
Solution Approach 1:
The patent introduces error location flags as an intermediary data structure that bridges the interleaved data stream and the error correction process. These flags act as a mediator that carries error location information through the de-interleaving process, allowing the system to maintain impulse noise resistance through interleaving while reducing processing complexity by using simple flag markers rather than complex interleaved error tracking mechanisms
Data Source
AI summary
A system for processing a data signal (such as an ADSL or VDSL signal) includes a first decoder unit, such as a convolutional decoder or a QAM decoder, for receiving the data signal, decoding the second level of encoding and outputting a decoded signal and a first error indication signal indicative of errors in the decoded signal. A redundancy decoder employs the decoded signal and the first error indication signal (or transformed versions thereof) to perform redundancy decoding.