DSLAM Synchronization via Reference Clock for Crosstalk Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Inter-DSLAM crosstalk remains unaddressed in wireline communication systems, particularly those based on the G.vector standard, leading to significant noise issues despite intra-DSLAM crosstalk mitigation.

Innovation Solution

A system and method for synchronizing multiple DSLAMs using a reference clock signal and a node vector control entity (NVCE) to align system clocks and symbol boundaries across DSLAMs, facilitating effective crosstalk cancellation by locking sampling clocks and synchronizing symbol counters.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Object-affected harmful factors

If a reference clock signal is introduced to synchronize multiple DSLAMs, then inter-DSLAM crosstalk noise is reduced, but device complexity increases

Engineering Contradiction:
Improveinter-DSLAM crosstalk noiseVSAvoidsynchronization system complexity
Core Design Contradiction:
Object-affected harmful factorsVSDevice complexity

Solution Approach 1:

A reference clock entity is introduced as an intermediary component that generates and distributes reference clock signals to multiple DSLAMs. This mediator enables synchronized operation across DSLAMs without requiring complex direct synchronization mechanisms between each pair of DSLAMs, thereby reducing inter-DSLAM crosstalk while adding only minimal system complexity through the central clock entity.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If symbol boundaries and sampling clocks are aligned across DSLAMs, then signal quality improves, but the difficulty of detecting and measuring increases

Engineering Contradiction:
Improvesignal qualityVSAvoidsynchronization alignment measurement
Core Design Contradiction:
ReliabilityVSDifficulty of detecting and measuring

Solution Approach 1:

The system implements feedback mechanisms where DSLAMs monitor and report their synchronization status, symbol boundary alignment, and sampling clock status to the reference clock entity. This feedback enables automatic detection and measurement of synchronization quality, allowing the system to maintain high signal quality through continuous monitoring and adjustment without requiring complex manual measurement procedures.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS8867404B2Node level vectoring synchronization
Publication Date: 2014.10.21 FUTUREWEI TECHNOLOGIES INC
  • US8867404B2 patent drawing
  • US8867404B2 patent drawing
  • US8867404B2 patent drawing

AI summary

An apparatus for synchronizing a plurality of digital subscriber line access multiplexers (DSLAMs) comprising a reference clock configured to generate a reference clock signal, and an interface configured to transmit the reference clock signal to the DSLAMs, wherein each of the DSLAMs is configured to align its system clock with the reference clock.