DSP Block Preadder Stage Dynamic Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The performance of digital signal processing in programmable logic devices, such as FPGAs, is limited by the speed of the FPGA fabric, and there is a need to enhance the functionality of digital signal processing blocks to perform operations faster than equivalent circuits implemented in the FPGA fabric.
Innovation Solution
A digital signal processing block with a preadder stage and a control bus is introduced, allowing dynamic control of the preadder stage and incorporating a systolic finite impulse response filter with a shift register chain, enabling dynamic adjustment of the effective length of digital signal processing blocks to optimize filter taps and operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If dedicated circuit resources like DSPs are used instead of FPGA fabric, then processing speed is improved, but device complexity increases
Solution Approach 1:
The DSP block is designed with a preadder stage that can be dynamically reconfigured through control bus signals to perform multiple functions (addition, subtraction, pass-through). This multi-functionality allows a single dedicated circuit to handle various operations that would otherwise require multiple separate circuits, thereby improving processing speed while managing device complexity.
Solution Approach 2:
The preadder stage incorporates dynamic reconfiguration capability where control bus signals can change the operational mode of the adder stage during runtime. This dynamic adaptability allows the circuit to optimize its structure for different computational tasks, achieving high processing speed for specific operations while maintaining flexibility to reduce complexity when full dedicated functionality is not required.
2Productivity
If the number of filter taps is increased to improve filtering capability, then processing capability is improved, but device complexity increases
Solution Approach 1:
The filtering function is divided into multiple DSP blocks arranged in a systolic array, where each block handles a specific number of filter taps. The preadder stage in each block processes a segment of the filtering operation independently. This segmentation allows the system to achieve high filtering capability by distributing the workload across multiple manageable units, thereby improving productivity while controlling the complexity of individual blocks.
Data Source
AI summary
A digital signal processing block with a preadder stage for an integrated circuit is described. The digital signal processing block includes a preadder stage and a control bus. The control bus is coupled to the preadder stage for dynamically controlling operation of the preadder stage. The preadder stage includes: a first input port of a first multiplexer coupled to the control bus; a second input port of a first logic gate coupled to the control bus; a third input port of a second logic gate coupled to the control bus; and a fourth input port of an adder/subtractor coupled to the control bus.