Dual-Core CPU Booting Time Reduction via Preliminary Library Preload

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current booting mechanisms for handheld electronic devices with dual-core CPU architectures result in prolonged boot times due to the slower processor core waiting for the faster processor core to load the operating system and graphical user interface, leading to user frustration and increased production costs when attempting to address this issue with higher-performance processors.

Innovation Solution

A method involving a dual-core CPU with a first processing unit initializing hardware and preloading libraries for a second processing unit, allowing the second unit to boot its operating system kernel and graphical user interface more quickly by utilizing a cache memory to store and load necessary libraries before the second unit begins its operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If a dual-core CPU architecture with a slower processor core and a faster processor core is employed, then computational efficiency is improved, but booting time is prolonged due to the slower core waiting for the faster core

Engineering Contradiction:
Improvecomputational efficiencyVSAvoidbooting time
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The faster processor core (ARM11) performs preliminary actions by pre-loading the Linux kernel and libraries into the cache memory before the slower processor core (ARM9) finishes its initialization. This allows the slower core to continue its initialization without waiting for the faster core, thereby reducing overall booting time while maintaining the dual-core architecture's computational efficiency benefits

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The booting process is segmented into independent phases where each processor core executes specific tasks simultaneously. The ARM9 core handles communication protocol initialization while the ARM11 core handles application-layer operating system loading. By segmenting the booting tasks and allowing parallel execution with proper coordination, the system reduces booting time without sacrificing the computational efficiency provided by the dual-core architecture

Inventive Principle:
Principle #1Segmentation

2Productivity

If the ARM9 processor core loads the communication-dedicated operating system first, then communication protocols are processed efficiently, but the overall booting time increases due to the ARM11 processor core requiring more processing time

Engineering Contradiction:
Improvecommunication protocol processing efficiencyVSAvoidbooting time
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The ARM11 processor core performs preliminary loading of the Linux kernel and essential libraries into the cache memory before the ARM9 processor core completes its communication protocol initialization. This preliminary action ensures that when the ARM9 core finishes, the necessary software components are already in place, allowing immediate transition to full operation without extending the overall booting time

Inventive Principle:
Principle #10Preliminary action

3Loss of time

If a higher-performance processor core is used to reduce booting time, then booting time is reduced, but production cost increases

Engineering Contradiction:
Improvebooting timeVSAvoidproduction cost
Core Design Contradiction:
Loss of timeVSEase of manufacture

Solution Approach 1:

Instead of using a single high-performance processor core, the system employs a dual-core architecture where the faster core (ARM11) performs preliminary loading tasks. This approach reduces booting time through parallel processing and task distribution, avoiding the need to replace the slower core with a more expensive high-performance core while still achieving faster boot times

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The booting process is divided into segments that can be executed in parallel by different processor cores with different performance characteristics. By segmenting the initialization tasks and assigning them to appropriate cores, the system achieves efficient booting without requiring all cores to be high-performance, thereby controlling production costs

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS9003174B2Method for boosting an electronic device with multiple processing units, and electronic device for implementing the same
Publication Date: 2015.04.07 WISTRON CORP
  • US9003174B2 patent drawing
  • US9003174B2 patent drawing
  • US9003174B2 patent drawing

AI summary

A method for reducing booting time is to be implemented by an electronic device including first and second processing units, a cache memory, and a storage medium. The method includes the steps of: configuring the first processing unit for executing a set of program instructions for initializing hardware equipments of the electronic device; configuring the first processing unit for loading at least one library from the storage medium into the cache memory after initializing the hardware equipments of the electronic device, the at least one library being specified for use by the second processing unit; and configuring the second processing unit for booting a kernel of an operating system associated with the second processing unit after initializing the hardware equipments of the electronic device.