Dual EVC RF Matching Circuit for Low-Reflection Plasma Tuning

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing RF matching networks in semiconductor fabrication processes using Vacuum Variable Capacitors (VVCs) face mechanical failures due to frequent impedance changes, leading to downtime and inefficiencies, while Electronically Variable Capacitors (EVCs) have not been fully developed as a reliable replacement, necessitating improved impedance matching methods.

Innovation Solution

Implementing an RF impedance matching circuit with two separate electronically variable capacitors (EVCs) and a control circuit that determines and adjusts their capacitances based on plasma chamber parameters, reducing RF power reflection without altering the RF source frequency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If Vacuum Variable Capacitors (VVCs) are used in RF matching networks, then impedance matching can be achieved, but mechanical failures occur due to frequent impedance changes

Engineering Contradiction:
Improvereliability of matching networkVSAvoidimpedance adjustment frequency
Core Design Contradiction:
ReliabilityVSAdaptability or versatility

Solution Approach 1:

The patent replaces the mechanical VVC system with an electronically controlled capacitor array system. Instead of using mechanical moving parts to adjust capacitance, the invention uses electronic switching of discrete capacitor elements controlled by a microprocessor, thereby eliminating mechanical wear and failure while maintaining impedance adjustment capability

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The patent implements dynamic impedance matching by continuously monitoring plasma impedance and adjusting capacitor configurations in real-time through electronic control. The system adapts to changing plasma conditions by dynamically reconfiguring the capacitor arrays, providing both reliability and adaptability

Inventive Principle:
Principle #15Dynamics

2Measurement precision

If impedance matching is performed frequently to accommodate plasma impedance changes, then matching accuracy is maintained, but downtime and inefficiencies increase

Engineering Contradiction:
Improveimpedance matching accuracyVSAvoidfabrication process efficiency
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The patent implements a feedback control system where plasma impedance is continuously monitored and the capacitor configuration is automatically adjusted in response. The microprocessor receives impedance data, calculates optimal capacitor settings, and executes adjustments, maintaining matching accuracy while minimizing manual intervention and downtime

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent performs preliminary impedance matching calculations and capacitor configuration selections before actual impedance changes occur. The system anticipates plasma impedance variations and pre-configures optimal capacitor settings, enabling faster response and reducing matching adjustment time

Inventive Principle:
Principle #10Preliminary action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

Enhances impedance matching speed and stability, reducing mechanical failures and downtime, and improving the efficiency of semiconductor fabrication processes by utilizing EVCs effectively.

Implementation Method 1

a first electronically variable capacitor (EVC) having a first variable capacitance... a second EVC having a second variable capacitance... control circuit operably coupled to the first and second EVCs to control the first variable capacitance and the second variable capacitance

Methodology Applied
Scientific EffectCapacitance: Capacitance

Data Source

PatentUS20250273434A1RF impedance matching network
Publication Date: 2025.08.28 ASM AMERICA INC
  • US20250273434A1 patent drawing
  • US20250273434A1 patent drawing
  • US20250273434A1 patent drawing

AI summary

In one embodiment, an impedance matching circuit is disclosed. The matching circuit includes a first electronically variable capacitor (EVC) coupled to an input to enable receipt of an RF signal from an RF source, and a second EVC. The first and second EVCs do not have two common nodes. A control circuit determines, based on a first parameter, both a first capacitance value or configuration (CVOC) for the first EVC, and a second CVOC for the second EVC. Control signals alter the first EVC to the first CVOC and the second EVC to the second CVOC. The combined alteration of the first EVC and the second EVC causes RF power reflected back to the RF source to decrease.