Dual-IDAC SET Pulse Circuit for Faster PCM Programming
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing PCM cell programming technologies face limitations in write time due to the prolonged duration of SET pulses, which are trapezoidal and consume a significant portion of the available current, leading to inefficient use of supply voltage and prolonged programming times.
Innovation Solution
Implementing a circuit with dual IDACs to generate adaptive SET pulse currents, allowing for synchronized and efficient programming of PCM cells by alternating current profiles to maximize the use of available current, thereby reducing overall write time without increasing power requirements.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If traditional trapezoidal SET pulses are used for PCM cell programming, then the programming process is simple to implement, but the write time is prolonged and current utilization is inefficient
Solution Approach 1:
The patent divides the SET pulse generation into two separate IDAC circuits: IDAC1 generates the rising edge (0 to Iset) and IDAC2 generates the falling edge (Iset to 0). This segmentation allows each IDAC to operate independently and efficiently, reducing the overall write time while maintaining the trapezoidal pulse shape. The segmentation resolves the contradiction by improving write time through parallel operation without significantly increasing circuit complexity.
Solution Approach 2:
The patent implements preliminary action by having IDAC1 start its ramp-down phase before IDAC2 starts its ramp-up phase. This timing overlap ensures that the current transition is continuous and efficient, maximizing current utilization during the SET operation. The preliminary action principle reduces write time by eliminating idle periods while maintaining simple circuit operation.
2Productivity
If dual IDAC circuits are used to generate adaptive SET pulses, then current utilization is optimized and write time is reduced, but the circuit complexity increases
Solution Approach 1:
The patent merges the functionality of two IDAC circuits to achieve efficient current utilization. IDAC1 and IDAC2 are combined such that their outputs are summed to produce the final SET pulse current. This merging allows both circuits to operate simultaneously and contribute to the same programming operation, optimizing current utilization efficiency while keeping the overall architecture manageable through systematic integration.
Solution Approach 2:
The patent implements periodic action through the synchronized operation of IDAC1 and IDAC2, where each circuit operates in alternating phases. IDAC1 operates during the rising edge and early falling edge, while IDAC2 operates during the late falling edge. This periodic operation pattern maximizes current utilization by ensuring continuous current flow without gaps, while the regular phased operation keeps the circuit complexity controlled through predictable timing patterns.
3Reliability
If the SET pulse duration is extended to ensure complete crystallization, then programming reliability is improved, but the write time increases
Solution Approach 1:
The patent applies parameter changes by dynamically adjusting the current magnitude during the SET pulse operation. Instead of maintaining a constant current, the system ramps the current up to Iset and then ramps it down, creating a time-varying current profile. This parameter change allows the crystallization process to occur during the high-current phase while limiting the total pulse duration, thereby improving programming reliability without excessively increasing write time.
Solution Approach 2:
The patent uses a composite approach by combining two different current generation methods (IDAC1 ramping up and IDAC2 ramping down) into a single SET pulse operation. This composite current profile ensures that the phase-change material receives sufficient energy for reliable crystallization during the overlapping high-current period, while the overall pulse duration remains controlled. The composite structure of the current waveform achieves both reliability and time efficiency.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The dual IDAC system enables concurrent programming of multiple PCM cells, optimizing current utilization and significantly reducing write times while maintaining data reliability and memory device endurance.
Implementation Method 1
Phase-Change-Memory (PCM) is a type of non-volatile memory that stores information by using the physical change in phase of a chalcogenide glass material. The chalcogenide glass can exist in two different states: an amorphous state, which has high electrical resistance, and a crystalline state, which has low electrical resistance.
Implementation Method 2
To write data to a PCM cell, an electrical current is applied to the material to heat it.
Implementation Method 3
If the material is heated at a high temperature and then cooled, it becomes amorphous and represents a '0.' If, however, it is heated to a temperature between the crystallization and melting points and maintained at that temperature for a sufficient time before cooling, it crystallizes, representing a '1.'
Data Source
Figure 1~2
Figure 3
Figure 4
AI summary
According to an embodiment, a circuit (400, 500) for generating adaptive SET pulse currents for phase-change memory (PCM) cells is disclosed. The circuit includes a first current digital-to-analog converter, IDAC, (708) and a second IDAC (710), each IDAC configured to generate a bias current with a programmable profile, the programmable profile comprising a constant current phase at a predefined set current (606), a first ramping-down phase from the predefined set current (606) to a minimum cutoff current (408), a second ramping-down phase from the minimum cutoff current (608) to zero, and a zero-current phase, wherein the constant current phase for each IDAC starts in response to the other IDAC starting the second ramping-down phase; and a programming circuit configured to select one of the bias currents from the first IDAC and the second IDAC and generate the adaptive SET pulse currents.