Dual ILO Clock Recovery Paths for Frequency Drift Calibration

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In short-reach data links, injection-locked oscillator-based clock-data recovery (ILO-based CDR) faces challenges in maintaining the correct ratio of free-running frequency to data rate, particularly due to temperature drift and phase errors, leading to reduced tracking performance and inability to support data patterns with long runs of consecutive identical digits.

Innovation Solution

A short-reach data link receiver with two injection-locked oscillator paths, where one path operates in clock-data recovery mode and the other in calibration mode, swapping paths at predetermined intervals to maintain the correct frequency ratio, and adjusting signal polarities to prevent discontinuities during path swaps, while allowing for calibration and power management to minimize drift and consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If a single injection-locked oscillator path is used for clock-data recovery, then the device complexity is reduced, but the frequency ratio drift occurs due to temperature changes leading to tracking performance degradation

Engineering Contradiction:
Improveoscillator path configurationVSAvoidfrequency ratio stability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The system divides the clock-data recovery function into two separate oscillator paths: one dedicated to active clock-data recovery operation and another dedicated to calibration. This segmentation allows each path to have specialized functionality, with the calibration path maintaining accurate frequency ratios through periodic calibration operations while the active path handles data recovery, thereby resolving the frequency drift issue without requiring complete system redundancy.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The calibration path performs preliminary calibration actions on the injection-locked oscillator before the active path begins or resumes clock-data recovery operations. By pre-calibrating the oscillator frequency ratio using known reference signals and adjusting tuning elements in advance, the system ensures that when the active path becomes operational, the oscillator is already properly calibrated, preventing frequency drift from occurring during actual data recovery.

Inventive Principle:
Principle #10Preliminary action

2Measurement precision

If frequent calibration operations are performed to maintain frequency ratio accuracy, then the frequency tracking precision is improved, but the power consumption increases

Engineering Contradiction:
Improvefrequency ratio accuracyVSAvoidcalibration power consumption
Core Design Contradiction:
Measurement precisionVSUse of energy by moving object

Solution Approach 1:

Instead of continuous calibration operations, the system implements periodic calibration where the dedicated calibration path activates at predetermined time intervals to recalibrate the injection-locked oscillator. This periodic approach maintains frequency ratio accuracy by correcting drift before it significantly impacts performance, while minimizing power consumption by keeping the calibration path dormant between calibration events. The calibration frequency is optimized to balance accuracy requirements with power constraints.

Inventive Principle:
Principle #19Periodic action

3Adaptability or versatility

If the oscillator free-running frequency ratio to data rate is not kept constant, then the circuit operates more flexibly, but the tracking performance degrades and cannot support data patterns with long runs of identical digits

Engineering Contradiction:
Improveoperational flexibilityVSAvoidtracking performance
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The calibration path incorporates feedback mechanisms that monitor the actual frequency ratio of the injection-locked oscillator and compare it against the required constant ratio. Based on this feedback, the calibration path adjusts tuning elements (such as varactor diodes or transistor bias conditions) to correct frequency deviations. This closed-loop feedback ensures the oscillator maintains the correct free-running frequency ratio to data rate relationship, enabling reliable tracking performance and support for data patterns with long runs of identical digits while preserving operational flexibility.

Inventive Principle:
Principle #23Feedback

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach ensures accurate tracking of the free-running frequency, supporting data patterns with long runs of consecutive identical digits by maintaining the correct frequency ratio and reducing power consumption through efficient calibration and path management.

Implementation Method 1

an injection-locked oscillator configured to recover the clock by injection-locking a reference frequency to the output of the edge detector

Methodology Applied
Scientific EffectInjection-locking:

Data Source

PatentUS10601575B1Oscillator calibration structure and method
Publication Date: 2020.03.24 MARVELL ASIA PTE LTD
  • US10601575B1 patent drawing
  • US10601575B1 patent drawing
  • US10601575B1 patent drawing

AI summary

A short-reach data link receiver includes an edge detector configured to generate a pulse on an edge of a data input, a first clock-data recovery path coupled to an output of the edge detector for recovering a clock and data from the output of the edge detector, a second clock-data recovery path coupled to the output of the edge detector for recovering the clock and data from the output of the edge detector, and a controller configured to alternate between the first and second clock-data recovery paths to recover the clock and data using one of the paths while calibrating the other path. The controller may swap the paths whenever calibration of one path is completed. That may include beginning calibration of the next path immediately after swapping of the paths. Alternatively, power consumption may be reduced by delaying calibration of the next path after swapping of the paths.