Dual-Mode Memory Bank Access for Bandwidth and Signal Integrity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory devices face limitations in high-speed operations due to signal quality issues at high frequencies, particularly in parallel interfaces, which lead to communication degradations like cross-talk and signal attenuation, making them inadequate for future electronic devices requiring higher data rates.
Innovation Solution
A dual-mode memory system that can switch between serial and parallel access modes, utilizing link and bank controllers to process single-bitwidth signals in serial mode and multiple-bitwidth signals in parallel mode, with shared input and output controls for parallel mode operations, and link switches to prevent simultaneous access to the same bank.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If parallel interface is used for high-speed data transfer, then bandwidth capability is improved, but signal quality deteriorates due to cross-talk and signal attenuation at high frequencies
Solution Approach 1:
The memory system dynamically switches between parallel mode and serial mode based on operational requirements. The interface circuitry can reconfigure the data paths to use parallel configuration for high bandwidth operations when signal quality is maintained, and switch to serial configuration when signal degradation occurs, thus adapting the system behavior to resolve the contradiction between bandwidth and signal quality
Solution Approach 2:
The system changes the operational parameters by switching between parallel and serial data transfer modes. In parallel mode, multiple data bits are transferred simultaneously achieving high bandwidth, while in serial mode, data is transferred bit-by-bit maintaining signal integrity. This parameter change allows the system to optimize between bandwidth capability and signal quality depending on the specific operational context
2Reliability
If serial mode is used to maintain signal quality, then signal interference is reduced, but data transfer speed decreases
Solution Approach 1:
The memory system employs dynamic mode switching between serial and parallel operations. During operations where signal integrity is critical, the system uses serial mode to maintain quality. During operations where maximum throughput is required and signal conditions permit, the system switches to parallel mode to enhance data transfer speed, thus dynamically resolving the speed-quality tradeoff
Solution Approach 2:
The system periodically evaluates operational conditions and switches between serial and parallel modes accordingly. This periodic assessment allows the system to alternate between serial operation for signal quality and parallel operation for speed, optimizing performance over time rather than being fixed in one mode
3Productivity
If parallel access mode is used for high bandwidth operations, then productivity is improved, but device complexity increases due to multiple input/output controls and link switches
Solution Approach 1:
The interface circuitry is designed with multi-functionality to handle both serial and parallel modes using the same physical resources. The link switches and control logic can be configured to operate in different modes, making the hardware universal rather than requiring separate dedicated circuits for each mode, thus reducing overall device complexity while maintaining high bandwidth capability
Solution Approach 2:
The system uses dynamic reconfiguration of the interface circuitry to switch between serial and parallel modes. Rather than having fixed complex circuitry for both modes simultaneously, the system dynamically activates only the necessary paths and controls for the current operational mode, effectively reducing the active device complexity while maintaining the capability for high bandwidth parallel operations when needed
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Methods and systems are provided that allow the method of access to one or more memory banks to be performed using serial access, or using parallel access. In serial mode, each link operates as an independent serial link. In contrast, during serial mode, the links operate in common as a parallel link. Where input and output controls are received independently for each link for serial mode, a single set of input and output controls is used in common by all of the links during parallel mode.