Dual-Mode Output Driver Using Clock Gating for NRZ and RZ Signaling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Traditional output drivers require significant chip overhead and power when designed to operate in both non-return-to-zero (NRZ) and return-to-zero (RZ) signaling schemes, limiting high-speed data transfer performance.
Innovation Solution
A high-speed output driver that selectively operates in both NRZ and RZ modes using a single driver design, incorporating phase adjustment and duty cycle adjustment modules, along with a clock buffer and AND gating logic, to reduce power consumption and chip overhead.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If separate drivers are employed for NRZ and RZ schemes, then both signaling schemes can be supported, but chip overhead and power consumption significantly increase
Solution Approach 1:
The patent implements a single output driver that can operate in both NRZ and RZ modes by using a shared differential pair (first and second transistors) that serves dual purposes. The driver architecture allows one set of transistors to generate both NRZ output (when enabled signal is active) and RZ output (when disabled signal is active), eliminating the need for separate dedicated drivers for each signaling scheme and thereby reducing chip overhead while maintaining support for multiple modes
2Adaptability or versatility
If separate drivers are employed for NRZ and RZ schemes, then both signaling schemes can be supported, but power consumption significantly increases
Solution Approach 1:
The patent implements a single output driver that can operate in both NRZ and RZ modes by using a shared differential pair (first and second transistors) that serves dual purposes. The driver architecture allows one set of transistors to generate both NRZ output (when enabled signal is active) and RZ output (when disabled signal is active), eliminating the need for separate dedicated drivers for each signaling scheme and thereby reducing chip overhead while maintaining support for multiple modes
3Speed
If traditional output drivers are used, then simple single-mode operation is achieved, but high-speed data transfer performance is limited due to significant power consumption
Solution Approach 1:
The patent employs dynamic control of the output driver through enabled and disabled signals that switch the operational mode between NRZ and RZ based on the signaling scheme requirement. The differential pair transistors are dynamically activated or deactivated to generate the appropriate output format, allowing the system to adapt its power consumption and performance characteristics to match the specific communication standard being used, thereby achieving high-speed transfer when needed while managing power consumption
Data Source
AI summary
A gating logic receives a non-return-to-zero (NRZ) input signal and couples the NRZ input signal as an NRZ output signal when operating in a NRZ mode of operation and converts the NRZ input signal to a return-to-zero (RZ) output signal when operating in a RZ mode of operation. A circuit coupled to the gating logic receives a clock signal and couples the clock signal to the gating logic to convert the NRZ input signal to the RZ output signal in the RZ mode of operation. In the NRZ mode of operation, the circuit decouples the clock signal and places a predetermined signal state at the gating logic to pass through the NRZ input signal as the NRZ output signal. The circuit receives a select signal to select between the NRZ and RZ modes of operation and the NRZ and RZ modes are obtained by controlling the clock signal to the gating logic.