Dual-Oscillator Time-to-Digital Conversion for High-Range Precision
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional time-to-digital conversion circuits require large and costly circuit architectures to achieve high resolution and large detection ranges, leading to high power consumption and production costs.
Innovation Solution
A time-to-digital conversion circuit comprising a first and second oscillator, counting circuits, and a processing circuit that continuously counts oscillating units to estimate time differences without the need for extensive oscillator design, reducing the area and cost of the circuit.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If a large and costly circuit architecture is used to achieve high resolution and large detection ranges, then measurement precision is improved, but device complexity and production cost increase
Solution Approach 1:
The patent divides the time measurement function into two separate counting circuits: a first counting circuit that counts oscillating units with a first delay amount, and a second counting circuit that counts oscillating units with a second delay amount. This segmentation allows each circuit to be simpler while collectively achieving high measurement precision through their coordinated operation and comparison.
2Measurement precision
If a large and costly circuit architecture is used to achieve high resolution and large detection ranges, then measurement precision is improved, but production cost increases
Solution Approach 1:
By segmenting the measurement function into two independent counting circuits with different delay characteristics, the patent reduces the complexity of each individual circuit, making them easier and less costly to manufacture while maintaining high overall measurement precision.
3Measurement precision
If a large and costly circuit architecture is used to achieve high resolution and large detection ranges, then measurement precision is improved, but power consumption increases
Solution Approach 1:
The patent segments the oscillating units into two groups with different delay amounts, allowing the counting circuits to operate more efficiently. This segmentation reduces the overall power consumption compared to a single large-scale circuit architecture, while still achieving high measurement precision through the comparison of results from both circuits.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The proposed solution achieves high resolution and large detection ranges while minimizing circuit architecture, thereby reducing production costs and power consumption.
Implementation Method 1
a first oscillator, a second oscillator, a first counting circuit, a second counting circuit, a first conversion circuit, and a processing circuit. The first oscillator is activated by a first signal and comprises a plurality of oscillating units having a first delay amount
Implementation Method 2
a second oscillator activated by a second signal and comprising a plurality of oscillating units having a second delay amount
Data Source
AI summary
The application discloses a time-to-digital conversion circuit (100) including a first oscillator (110), a second oscillator (120), a first counting circuit (130), a second counting circuit (140), a first conversion circuit (150) and a processing circuit (160). The first oscillator is activated by a first signal and includes oscillating units having a first delay amount, wherein the first counting circuit is configured to count a number of times that the first tail end output signal of the first oscillator changes and store the same as a first counting result; the second counting circuit counts a number of oscillating units with an output change, other than the first tail end oscillating unit and stores the same as a second counting result; the first conversion circuit generates a first conversion signal according to the first counting result and the second counting result; the processing circuit generates the output signal at least according to the first conversion signal.