Dual-Oscillator Time-to-Digital Conversion for High-Resolution Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional time-to-digital converters require extensive circuit architecture to achieve large detection ranges with high resolution, leading to increased hardware costs and power consumption, while also experiencing significant deviation in delay ratios.
Innovation Solution
The design incorporates a time-to-digital conversion circuit with a first and second oscillator, each with N oscillating units, where the first counting circuit and second counting circuit continuously cycle oscillation signals to calculate time differences without needing excessive circuit architecture, thereby reducing costs and power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If extensive circuit architecture is used to achieve large detection ranges with high resolution, then measurement precision is improved, but device complexity increases
Solution Approach 1:
The patent divides the time-to-digital conversion function into two separate oscillators (first oscillator and second oscillator) with different delay characteristics. Each oscillator handles a portion of the measurement range, allowing the system to achieve large detection ranges with high resolution without requiring a single complex circuit architecture. The segmentation of functionality across multiple simpler components resolves the contradiction between measurement precision and device complexity.
2Measurement precision
If extensive circuit architecture is used to achieve large detection ranges with high resolution, then measurement precision is improved, but manufacturing cost increases
Solution Approach 1:
By segmenting the conversion function across two oscillators with different delay ratios, the patent avoids the need for a single complex high-precision circuit. Each oscillator can be designed with simpler, more manufacturable architecture while collectively achieving the required precision. This segmentation principle reduces manufacturing cost while maintaining measurement precision.
3Measurement precision
If extensive circuit architecture is used to achieve large detection ranges with high resolution, then measurement precision is improved, but power consumption increases
Solution Approach 1:
The patent segments the measurement function across two oscillators, each operating at lower power individually. By dividing the conversion range and resolution requirements between two simpler oscillating units rather than using one complex high-power circuit, the system achieves the same measurement precision with reduced overall power consumption.
4Measurement precision
If extensive circuit architecture is used to achieve large detection ranges with high resolution, then measurement precision is improved, but delay ratio deviation increases
Solution Approach 1:
By segmenting the time-to-digital conversion into two separate oscillators with fixed, different delay ratios, the patent eliminates the need for a single complex circuit that would be prone to delay ratio deviations. Each oscillator maintains a stable, predetermined delay characteristic, and their combination achieves the required precision without suffering from delay ratio instability.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach allows for accurate time difference calculation with reduced circuit complexity, saving design costs and power while maintaining high resolution, by effectively managing the oscillation cycles and counting transitions in the oscillators.
Implementation Method 1
a first oscillator and a second oscillator, each with N oscillating units
Data Source
Figure 1
Figure 2
Figure 3
AI summary
The application discloses a time-to-digital conversion circuit (100) including a first oscillator (110), a second oscillator (120), a first counting circuit (130), a second counting circuit (140), a first conversion circuit (150) and a processing circuit (160). The first oscillator is activated by a first signal and includes oscillating units having a first delay amount, wherein the first counting circuit is configured to count a number of times that the first tail end output signal of the first oscillator changes and store the same as a first counting result; the second counting circuit counts a number of oscillating units with an output change, other than the first tail end oscillating unit and stores the same as a second counting result; the first conversion circuit generates a first conversion signal according to the first counting result and the second counting result; the processing circuit generates the output signal at least according to the first conversion signal.