Dummy-Capacitor Transistor Circuit for Secondary Nonlinearity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional transistor circuits suffer from secondary nonlinearity due to parasitic components, which cause distortion in output signals, as they only account for sampling capacitors and not the full impact of parasitic resistances and capacitors in signal paths.
Innovation Solution
Incorporating a dummy capacitor or dummy transistor between the input terminal and the transistor, connected in series with parasitic resistors and capacitors, to reduce parasitic currents and improve signal linearity, thereby minimizing the effect of parasitic components and clock signals.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a conventional transmission gate or dummy NMOS/PMOS transistor is used to prevent nonlinearity, then clock feedthrough is reduced, but secondary nonlinearity due to parasitic resistance remains
Solution Approach 1:
A dummy capacitor is introduced as an intermediary element between the input terminal and the transistor. This dummy capacitor acts as a mediator to compensate for the voltage drop across the parasitic resistance, thereby eliminating secondary nonlinearity without affecting the main switching function of the transistor.
Solution Approach 2:
The invention changes the electrical parameters of the circuit by adding a capacitor with a specific capacitance value. This parameter change allows the circuit to maintain a constant voltage at the input terminal despite variations in parasitic resistance,ไป่ improving linearity.
2Ease of manufacture
If only sampling capacitor is considered in designing transmission gate, then basic switching function is achieved, but secondary nonlinearity cannot be completely eliminated
Solution Approach 1:
The invention segments the input terminal voltage control into two independent parts: the sampling capacitor handles the basic switching function, while the dummy capacitor specifically addresses the secondary nonlinearity caused by parasitic resistance. This segmentation allows each component to be optimized for its specific function.
Solution Approach 2:
Instead of redesigning the entire transmission gate, the invention adds a partial solution (dummy capacitor) that specifically targets and eliminates the secondary nonlinearity issue without complicating the overall circuit design.
3Reliability
If dummy transistor is added to prevent nonlinearity, then clock feedthrough is reduced, but circuit complexity increases
Solution Approach 1:
The invention uses a capacitor (dummy capacitor) that replicates or copies the function of compensating for parasitic effects, rather than adding another active transistor. This copying approach achieves the desired effect with a simpler, passive component.
Solution Approach 2:
The dummy capacitor is a simple, passive, and inexpensive component compared to an active transistor. It performs its compensation function effectively without requiring complex biasing or control circuits, thus reducing overall device complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration effectively reduces secondary nonlinearity, enhancing the performance of switched-capacitor circuits and reducing performance differences between channels and IC chips in multi-channel and multi-chip products, without the need for complex layout techniques like clock trees.
Implementation Method 1
a dummy capacitor with a first terminal connected to the connection line that is between the input terminal and the transistor
Implementation Method 2
a parasitic capacitor between (i) the input terminal or the connection line and (ii) the transistor or a signal line providing the clock signal
Data Source
AI summary
A transistor circuit having a dummy capacitor or a dummy transistor between an input terminal and a transistor is disclosed. The circuit improves secondary nonlinear characteristics of the transistor attributable to one or more parasitic components and a clock signal. The transistor circuit includes an input terminal configured to receive an input signal, a transistor having a gate configured to receive a clock signal, and a source connected to the input terminal, a connection line between the input terminal and the transistor and having a parasitic resistor therein, a parasitic capacitor between the input terminal and the transistor, and a dummy transistor having a first terminal that is connected to the connection line between the input terminal and the transistor.


