Dummy Clock Line Area Adjustment for Display Capacitance Balancing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Display apparatuses face issues due to differences in characteristics between clock lines, leading to load differences and potential display quality deterioration, such as horizontal lines, caused by mismatched capacitance and resistance.
Innovation Solution
The introduction of first and second clock lines with corresponding dummy clock lines, where at least one dummy clock line is cut using a laser cutting process to create different areas, compensates for these differences by adjusting capacitance and resistance, ensuring synchronized clock signal transmission.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If dummy clock lines are added to compensate for capacitance differences, then display quality improves, but device complexity increases
Solution Approach 1:
The patent applies local quality by adding dummy clock lines only to specific clock lines that have insufficient capacitance, rather than uniformly modifying all clock lines. The dummy clock lines are selectively added based on the specific capacitance requirements of each clock line, making the compensation targeted and efficient.
Solution Approach 2:
The patent changes the capacitance parameter of clock lines by adding dummy clock lines with specific capacitance values. The dummy clock lines are designed with controlled capacitance to compensate for the capacitance differences between main clock lines, thereby balancing the overall capacitance values.
2Reliability
If dummy clock lines with different areas are used to balance capacitance, then clock signal synchronization improves, but manufacturing precision requirements increase
Solution Approach 1:
The patent applies preliminary action by pre-calculating the required capacitance values for dummy clock lines before manufacturing. The capacitance values are determined in advance based on the specific requirements of each clock line, allowing for precise control during the manufacturing process.
Solution Approach 2:
The patent changes the area parameter of dummy clock lines to achieve the desired capacitance values. By carefully controlling the area of dummy clock lines, the patent balances the capacitance of different clock lines while maintaining manufacturability.
3Reliability
If laser cutting is used to create different dummy clock line areas, then capacitance balancing improves, but manufacturing process complexity increases
Solution Approach 1:
The patent applies the taking out principle by using laser cutting to remove portions of dummy clock lines, thereby creating the required different areas. This extraction approach allows for precise control of dummy clock line areas and capacitance values.
Solution Approach 2:
The patent replaces traditional mechanical cutting methods with laser cutting technology. This substitution enables more precise and flexible control of dummy clock line areas, improving capacitance balancing while maintaining manufacturing efficiency.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution reduces load differences between clock signals, enhancing display quality by maintaining synchronized operation of driving stages and preventing issues like horizontal lines.
Implementation Method 1
At least one of the first dummy clock line and the second dummy clock line is cut by a laser cutting process
Data Source
AI summary
A display apparatus includes a first clock line providing a first clock signal and a second clock line providing a second clock signal. The first clock line includes a first main clock line and a first dummy clock line extending from the first main clock line, the second clock line includes a second main clock line and a second dummy clock line extending from the second main clock line, and the first dummy clock line and the second dummy clock line have different areas from each other.


