Dummy Semiconductor Layout for ESD-Resistant Round Displays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Display devices with round portions in the display area experience increased wiring length for scanning lines, leading to reduced resistance to electrostatic discharge (ESD), which can cause breakdowns and lower manufacturing yield.
Innovation Solution
Incorporating semiconductor layers in the non-display area with varying numbers and configurations, covered by an insulating film, to distribute electrostatic charge and prevent dielectric breakdown, while optimizing scanning line wiring lengths to balance charge distribution across the display area.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a round portion is added to the display area, then the display device achieves a novel shape and design flexibility, but the wiring length of the scanning line increases and resistance to electrostatic discharge decreases
Solution Approach 1:
The patent divides the non-display area into multiple regions and places dummy pixels at different positions (first dummy pixel at one end, second dummy pixel at another end) along the scanning line. This segmentation allows the scanning line to be divided into multiple segments, each with its own dummy pixel for ESD protection, thereby maintaining ESD resistance despite the increased wiring length caused by the round portion.
Solution Approach 2:
The patent introduces dummy pixels and dummy semiconductor layers in advance in the non-display area before the actual display operation. These dummy structures are preliminarily positioned to intercept and distribute electrostatic charge along the scanning line, preventing ESD from reaching critical components. The dummy pixels are configured with varying numbers of semiconductor layers to create different capacitance values for optimal charge distribution.
2Reliability
If dummy pixels are arranged in the non-display area, then ESD resistance is improved, but device complexity increases
Solution Approach 1:
The dummy pixels serve multiple functions: they act as ESD protection elements, provide capacitance compensation for the extended scanning line wiring, and maintain the overall pixel array pattern consistency. The dummy semiconductor layers similarly serve both as ESD protection and as part of the transistor structure fabrication process, reducing the need for separate ESD protection structures.
Solution Approach 2:
The patent maintains homogeneity by using the same basic structure for dummy pixels as for actual pixels, with semiconductor layers, gate electrodes, and insulating films following the same fabrication processes. The dummy pixels are integrated into the existing pixel array pattern, making them visually and structurally similar to functional pixels, which simplifies manufacturing and reduces device complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration enhances ESD resistance in display devices with round portions, reducing the risk of breakdowns and maintaining manufacturing yield.
Implementation Method 1
A breakdown caused by electrostatic discharge (ESD) in the display device leads to reduction in a manufacturing yield
Implementation Method 2
distribute electrostatic charge and prevent dielectric breakdown
Data Source
AI summary
According to one embodiment, a display device includes first semiconductor layers crossing a first scanning line in a non-display area, the first semiconductor layers being a in number, second semiconductor layers crossing a second scanning line in the non-display area, the second semiconductor layers being b in number, and an insulating film disposed between the first and second semiconductor layers and the first and second scanning lines, wherein a and b are integers greater than or equal to 2, and a is different from b, and the first and second semiconductor layers are both entirely covered with the insulating film.