Duty Cycle Correction Circuit for Noise-Adaptive Clock Balancing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing duty cycle correction circuits in semiconductor apparatuses face challenges in maintaining a 50:50 duty cycle, leading to data distortion and noise issues due to varying high and low-level periods, with current solutions either excelling at low-frequency noise correction but causing jitter for high-frequency noise or vice versa.

Innovation Solution

A duty cycle correction circuit that includes a detection unit to generate an up-down signal and noise detection signal, allowing the duty cycle correction control unit to adjust the duty cycle correction code based on noise detection, enabling or disabling the correction mechanism based on the type of noise detected, thereby optimizing duty cycle correction for varying noise conditions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If the duty cycle correction circuit is always enabled to correct low-frequency noise, then low-frequency distortion correction ability is improved, but high-frequency jitter is caused

Engineering Contradiction:
Improvelow-frequency distortion correction abilityVSAvoidhigh-frequency jitter
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The duty cycle correction circuit dynamically changes its operating state based on the detected noise characteristics. The controller adjusts the correction amount and enables/disables the correction function in real-time according to whether low-frequency or high-frequency noise is detected, making the system adaptive rather than static

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The circuit changes the correction parameter (correction amount) based on the noise type detected. When low-frequency noise is detected, a larger correction amount is applied; when high-frequency noise is detected, the correction amount is reduced or disabled, preventing jitter while maintaining distortion correction

Inventive Principle:
Principle #35Parameter changes

2Reliability

If the duty cycle correction circuit is selectively enabled to avoid high-frequency jitter, then high-frequency reliability is improved, but low-frequency distortion correction ability deteriorates

Engineering Contradiction:
Improvehigh-frequency jitter reductionVSAvoidlow-frequency distortion correction ability
Core Design Contradiction:
ReliabilityVSMeasurement precision

Solution Approach 1:

The system dynamically switches between different correction modes based on noise detection. Rather than being always on or always off, the correction circuit adapts its state to match the current noise conditions, ensuring optimal performance for the prevailing signal characteristics

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The correction amount parameter is adjusted based on noise type. The system applies aggressive correction when needed for low-frequency distortion but reduces or disables correction when high-frequency noise is present, optimizing the trade-off between distortion correction and jitter prevention

Inventive Principle:
Principle #35Parameter changes

3Measurement precision

If the duty cycle is continuously adjusted to maintain 50:50 ratio, then duty cycle accuracy is improved, but noise sensitivity increases

Engineering Contradiction:
Improveduty cycle accuracyVSAvoidnoise sensitivity
Core Design Contradiction:
Measurement precisionVSObject-affected harmful factors

Solution Approach 1:

The system uses feedback from the noise detection unit to control the correction process. The controller continuously monitors noise characteristics and adjusts the correction amount accordingly, creating a closed-loop system that responds to actual signal conditions rather than applying fixed correction

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The correction amount is varied as a parameter based on noise conditions. Instead of continuous full-strength adjustment, the system modulates the correction parameter to match noise levels, reducing sensitivity to noise while maintaining duty cycle accuracy when conditions permit

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS8581650B2Duty cycle correction circuit and delay locked loop circuit including the same
Publication Date: 2013.11.12 SK HYNIX INC
  • US8581650B2 patent drawing
  • US8581650B2 patent drawing
  • US8581650B2 patent drawing

AI summary

A duty cycle correction circuit includes: a duty cycle correction unit configured to correct a duty cycle of an input clock signal according to a duty cycle correction code and generate an output clock signal; a duty cycle detection section configured to detect a duty cycle of the output clock signal and generate an up-down signal; a noise detection signal generation section configured to detect a variation of the up-down signal and generate the noise detection signal; and a duty cycle correction control unit configured to generate the duty cycle correction code in response to the noise detection signal and the up-down signal.