Duty Ratio Voltage Conversion Circuit with Parallel CR Filters
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing duty ratio/voltage conversion circuits face challenges in achieving both high response speed and reduced output voltage ripple, as shortening the response time increases ripple amplitude, and existing solutions either delay follow-up of output voltage changes or introduce errors in duty ratio reflection.
Innovation Solution
A duty ratio/voltage conversion circuit design that includes a first CR integrating circuit with a phase inversion portion, a second resistor, and a capacitor in series, connected in parallel, which reduces output impedance in the low-frequency region for improved response and increases impedance in the high-frequency region to attenuate ripple, ensuring accurate duty ratio conversion.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If the time constant τ is lessened to shorten response time, then the response speed is improved, but the amplitude of the ripple becomes large
Solution Approach 1:
The patent divides the single CR filter into two separate CR filters (first CR filter 203-204 and second CR filter 205-206) connected in parallel. Each filter has its own time constant, allowing independent optimization. The first CR filter handles the response speed requirement while the second CR filter handles the ripple reduction requirement, thus resolving the contradiction between response speed and ripple amplitude.
2Object-generated harmful factors
If the time constant τ is increased to reduce ripple amplitude, then the ripple is reduced, but the response time is delayed
Solution Approach 1:
The patent divides the single CR filter into two separate CR filters (first CR filter 203-204 and second CR filter 205-206) connected in parallel. Each filter has its own time constant, allowing independent optimization. The first CR filter handles the response speed requirement while the second CR filter handles the ripple reduction requirement, thus resolving the contradiction between response speed and ripple amplitude.
3Object-generated harmful factors
If a complex circuit structure is used to reduce ripple, then the ripple is reduced, but the circuit complexity and cost increase
Solution Approach 1:
The patent combines two simple CR filters in parallel to achieve the performance of a complex filter while maintaining circuit simplicity. The parallel connection of the first CR filter (203-204) and second CR filter (205-206) allows each filter to be designed with simple components, avoiding the need for complex active filters or multiple stages while still achieving effective ripple reduction and good response characteristics.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The circuit achieves a low-cost, high-accuracy duty ratio/voltage conversion with reduced output voltage ripple and improved response speed by optimizing impedance characteristics across different frequency regions, ensuring stable output voltage.
Implementation Method 1
a first CR integrating circuit 3 that integrates an input signal
Implementation Method 2
The first CR integrating circuit includes a first pathway 7 that has a first resistor 6
Data Source
AI summary
A duty ratio/voltage conversion circuit that converts the duty ratio of an input signal into voltage level and outputs the voltage level includes: an input terminal to which the input signal is input; a first CR integrating circuit that integrates the input signal; a load resistor a first end of which is connected to an output point of the first CR integrating circuit, and a second end of which is grounded; and an output terminal connected to the load resistor. The first CR integrating circuit includes a first pathway that has a first resistor, and a second pathway in which a phase inversion portion, a second resistor and a first capacitor are connected in series, and is a parallel circuit in which first and second ends of the first pathway are connected to first and second ends, respectively, of the second pathway.