Dynamic-Biased Comparator Circuit for Fast Low-Power Response

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Comparator circuits face challenges in achieving reduced delays and low power consumption, particularly in low power applications, where existing designs often require high current operation to minimize delays.

Innovation Solution

A comparator circuit with dynamic biasing, comprising a comparator, dynamic biasing generators, and extra biasing devices with current mirrors and filters, which adjust bias current based on input signal differences to enhance dynamic response and reduce quiescent current consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If high current operation is used to reduce delays, then response speed is improved, but power consumption increases

Engineering Contradiction:
Improveresponse speedVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The patent implements dynamic biasing by making the bias current adjustable based on operational conditions. The biasing circuit receives control signals that dynamically modify the bias current level, allowing the comparator to switch between low-power mode during stable operation and high-speed mode during transitions, thus resolving the contradiction between speed and power consumption

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the bias current parameter dynamically based on the operational state of the comparator. By detecting whether the output is stable or transitioning, the control circuit adjusts the bias current accordingly - using higher current during transitions for fast response and lower current during stable states for power savings

Inventive Principle:
Principle #35Parameter changes

2Use of energy by moving object

If low quiescent current is used, then power consumption is reduced, but response delay increases

Engineering Contradiction:
Improvepower consumptionVSAvoidresponse delay
Core Design Contradiction:
Use of energy by moving objectVSLoss of time

Solution Approach 1:

The patent employs periodic or conditional action by activating high current biasing only when needed (during output transitions) and using low current biasing during stable periods. This intermittent high-current operation reduces average power consumption while maintaining fast response capability when required

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The biasing circuit is designed to detect upcoming transitions and preemptively increase bias current before the actual comparison decision is needed, ensuring fast response without continuously operating at high current. The control circuit monitors input signals and prepares the biasing condition in advance

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11626868B1Comparator circuit with dynamic biasing
Publication Date: 2023.04.11 ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC
  • US11626868B1 patent drawing
  • US11626868B1 patent drawing
  • US11626868B1 patent drawing

AI summary

A comparator circuit with dynamic biasing comprises a comparator, first dynamic biasing generator, first extra biasing device, second dynamic biasing generator, and second extra biasing device. The comparator includes a biasing circuit, input stage, active loads, and output terminal. The input stage has a first input terminal, second input terminal, first current path, and second current path. The comparator is configured to output an output signal at the output terminal according to the first input signal and second input signal. The first dynamic biasing generator is coupled between a first detection node and the first extra biasing device coupled to the biasing circuit. The second dynamic biasing generator is coupled between a second detection node and the second extra biasing device coupled to the biasing circuit. The first and second detection nodes are between the input stage and the active loads.