Dynamic Bootstrap Core Selection for Heterogeneous CPU Boot

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current systems for power-up flows in heterogeneous CPU computing do not dynamically select the best performing processor core, leading to suboptimal boot times and power consumption, as they rely on a fixed hardware assignment rather than evaluating real-world performance capabilities.

Innovation Solution

Implementing dynamic core switching logic within the BIOS to select the optimal processor core based on target performance and power goals during early power-up times, allowing for the selection of either the fastest or most power-efficient core as the bootstrap processor.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the system uses a fixed hardware assignment for the bootstrap processor, then the system is simple and reliable, but the boot time is not optimized and power consumption is not minimized

Engineering Contradiction:
Improveboot timeVSAvoidcore selection mechanism
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent implements dynamic core selection logic that determines which processor core should serve as the bootstrap processor based on real-time system state, performance metrics, and power consumption data. This dynamic approach replaces the static fixed hardware assignment, allowing the system to adaptively select the optimal core for boot operations, thereby reducing boot time and optimizing power consumption while managing the added complexity through structured decision-making algorithms.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the selection criterion for the bootstrap processor from a fixed hardware identifier to a dynamic parameter-based selection that considers core performance characteristics, current workload, and power consumption metrics. By evaluating multiple parameters and selecting the core that best meets the current system requirements, the patent achieves optimized boot performance without requiring complete system redesign.

Inventive Principle:
Principle #35Parameter changes

2Productivity

If the BSP runs at maximum frequency for fast boot, then boot time is reduced, but power consumption increases

Engineering Contradiction:
Improveboot speedVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent dynamically adjusts the operating frequency of the selected bootstrap processor based on the specific boot task requirements and system state. Rather than always running at maximum frequency, the system determines the appropriate frequency level needed to complete boot operations efficiently, thereby reducing unnecessary power consumption while maintaining acceptable boot speeds. This dynamic frequency scaling allows the system to balance performance and power consumption during the boot process.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the operational parameters of the bootstrap processor by selecting different core frequencies based on the specific boot scenario. The core selection logic evaluates whether maximum frequency is necessary or if a lower frequency can achieve the same boot performance with reduced power consumption. This parameter optimization allows the system to adapt power usage to actual performance needs during boot operations.

Inventive Principle:
Principle #35Parameter changes

3Productivity

If the system selects the fastest core for boot, then boot performance is optimized, but power-efficient cores are not utilized

Engineering Contradiction:
Improveboot performanceVSAvoidpower efficiency
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent implements a multi-parameter evaluation system that assesses both performance capability and power consumption characteristics of available processor cores. The selection logic changes from purely performance-based selection to a balanced evaluation that considers the performance-to-power ratio. This allows the system to select cores that provide adequate boot performance while optimizing power efficiency, particularly important for mobile and battery-powered devices where power consumption is a critical constraint.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS11842202B2Apparatus and method for dynamic selection of an optimal processor core for power-up and/or sleep modes
Publication Date: 2023.12.12 INTEL CORP
  • US11842202B2 patent drawing
  • US11842202B2 patent drawing
  • US11842202B2 patent drawing

AI summary

An apparatus and method are provided which take advantage of heterogeneous compute capability to dynamically pick the best operating core for BIOS power-up flows and sleep exit flows (e.g., S3, S4, and/or S5). The selection of the BSP is moved to an early power-up time instead of a fixed hardware selection at any time. For maximum boot performance, the system selects the fastest capable core as the BSP at an early power-up time. In addition, for maximum power saving, the system selects the most power efficient core as the BSP. Processor or switching for selecting the BSP happens during the boot-up as well as power-up flows (e.g., S3, S4, and/or S5 flows).