Dynamic Current Limiting for Nonvolatile Memory Reliability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Miniaturization of semiconductor memory devices requires improved dimensional and positional accuracy, leading to increased burden on lithography technology and potential short-circuiting issues due to excessive cell current in resistance varying memory cells.
Innovation Solution
A semiconductor memory device with a memory cell array, a control circuit for voltage application, and a current limiting circuit that adjusts the upper limit of current flow during writing and erasing operations, gradually increasing the current limit as operations are repeated to prevent short-circuiting and reduce power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If the cell current is increased to improve writing and erasing speed, then the operation speed is improved, but the risk of forming short-circuiting current paths increases
Solution Approach 1:
The current limiting circuit dynamically adjusts the current upper limit based on the operation count. The control circuit sets different current limits for different writing or erasing operations, gradually increasing the current upper limit as operations are repeated, thereby optimizing the balance between operation speed and reliability
Solution Approach 2:
The patent changes the electrical parameter (current upper limit) based on the number of operations performed. The control circuit modifies the current limit parameter dynamically, setting it to a lower value for initial operations and progressively increasing it, which allows the system to adapt to the memory cell's state and prevent short-circuiting while maintaining operational efficiency
2Reliability
If the cell current is limited to prevent short-circuiting, then the reliability is improved, but the power consumption increases
Solution Approach 1:
The current limiting circuit employs dynamic current limit adjustment rather than a fixed limit. The control circuit increases the current upper limit progressively as writing or erasing operations are repeated, allowing the system to maintain reliability while minimizing power consumption by using only the necessary current for each operation
Solution Approach 2:
The patent implements periodic adjustment of the current upper limit based on operation cycles. After each writing or erasing operation, the control circuit updates the current limit for the next operation, creating a periodic pattern of current limit adjustment that balances reliability and power consumption over time
3Volume of moving object
If miniaturization is pursued to improve integration level, then the device size is reduced, but the dimensional and positional accuracy requirements increase
Solution Approach 1:
The patent describes a vertically stacked structure where memory cells are arranged in multiple layers along the vertical dimension. This three-dimensional configuration allows higher integration density without proportionally increasing the lithography precision requirements for planar patterns, as the additional memory capacity is achieved through vertical stacking rather than lateral expansion
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution enables stable and efficient data setting and resetting operations while minimizing the risk of short-circuiting and reducing power consumption by dynamically controlling the current through memory cells, thus enhancing the integration and reliability of memory devices.
Implementation Method 1
a memory cell includes a variable resistor... the variable resistor changes from a high-resistance state to a low-resistance state... the variable resistor changes from the low-resistance state to the high-resistance state
Data Source
AI summary
A semiconductor memory device includes a memory cell array configured as an arrangement of memory cells each arranged between a first line and a second line and each including a variable resistor. A control circuit controls a voltage applied to the first line or the second line. A current limiting circuit limits a current flowing through the first line or the second line to a certain upper limit or lower. In a case where a writing operation or an erasing operation to a memory cell is implemented a plural number of times repeatedly, the current limiting circuit sets the upper limit in the writing operation or erasing operation of the p-th time higher than the upper limit in the writing operation or erasing operation of the q-th time (q<p).