Dynamic Data Path Configuration for Mixed-Speed I/O Cards
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current data path protocols and interfaces in communication equipment lack flexibility, particularly in supporting dynamic changes between different electrical speeds and bandwidths, leading to increased costs and complexity when using multiple I/O cards with varying interface speeds with a common central line processing card.
Innovation Solution
Implementing a dynamic configuration capability for communication equipment data path interfaces, allowing for in-service changes in data path speed and width without re-loading FPGAs, using a configuration determining module and a configurable data path component that can adjust timing signals and combine transceivers to match varying I/O card speeds, enabling the use of lower-speed cards with higher-speed data paths.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If higher speed technology is forced upon all I/O cards to support higher speed data paths, then data path speed capability is improved, but cost and complexity of I/O cards and equipment platform increase
Solution Approach 1:
The patent implements dynamic configuration of data path interfaces, allowing the data path speed to be adjusted based on the actual I/O card capabilities. The system can dynamically change timing signals and transceiver configurations to match the speed requirements of each I/O card, rather than forcing all cards to operate at the maximum supported speed. This resolves the contradiction by making the speed capability adaptive rather than fixed.
Solution Approach 2:
The patent changes physical parameters of the data path interface, specifically timing signals and transceiver configurations, to match the speed requirements of different I/O cards. By adjusting these parameters dynamically, the system supports multiple speed modes (e.g., 10Gbps, 5Gbps, 2.5Gbps) without requiring different hardware configurations, thereby reducing I/O card complexity while maintaining speed flexibility.
2Adaptability or versatility
If FPGA program load is re-loaded to change transceiver speed configuration, then transceiver speed adaptability is improved, but data path transfers are interrupted and system productivity decreases
Solution Approach 1:
The patent segments the FPGA configuration into separate transceiver configuration modules that can be independently modified. Instead of re-loading the entire FPGA program load to change a single transceiver speed, the system allows individual transceiver configurations to be adjusted without affecting other parts of the system. This segmentation enables speed adaptation while maintaining continuous data path operations.
Solution Approach 2:
The patent implements preliminary configuration mechanisms where alternative transceiver configurations are pre-loaded and ready for immediate switching. When a speed change is required, the system can switch to a pre-configured transceiver setting without interrupting data path transfers, eliminating the need to re-load the entire FPGA program load and maintaining system productivity.
3Adaptability or versatility
If multiple FPGA loads are bundled to support different I/O card speeds, then I/O card speed compatibility is improved, but memory requirements and equipment cost increase
Solution Approach 1:
The patent implements a universal FPGA configuration that can support multiple I/O card speeds through dynamic parameter adjustment. Instead of storing separate FPGA loads for each speed configuration, the system uses a single universal configuration that can adapt to different speeds by changing timing signals and transceiver parameters. This multi-functionality reduces memory requirements while maintaining compatibility with various I/O card speeds.
4Ease of operation
If main card processor is used to download FPGA loads when I/O cards are changed, then I/O card replacement flexibility is improved, but system resources are occupied and other processor-intensive features are blocked
Solution Approach 1:
The patent implements self-service mechanisms where the I/O cards or dedicated configuration hardware can perform their own configuration and speed adaptation without requiring main card processor intervention. The system automatically detects I/O card insertions and configures appropriate parameters through dedicated configuration logic, allowing I/O card replacement flexibility while freeing up main card processor resources for other tasks.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Dynamic data path component configuration apparatus and methods are disclosed. A configuration of a data path link that is operatively coupled to a communication equipment data path is determined. A determination as to whether a configurable data path component, which is configurable to exchange data with the data path link and with another data path link, is configured compatibly with the determined configuration, is also made. If the configurable data path component is not configured compatibly with the determined configuration, then an operation to configure the configurable data path component is performed. The configuring operation could dynamically configure the data path component to increase or reduce data path speed, to bond multiple links, and/or to unbond multiple links, as electronic cards are installed or removed, for example. During the configuring operation, the configurable data path component is able to exchange data with other data path links and accordingly is non-service affecting.