Dynamic DRAM Voltage Scaling for Power Management
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current computer systems cannot utilize both high and low voltage memory capabilities simultaneously, leading to either reduced power consumption with decreased performance or increased power usage with enhanced performance, as they must run at either voltage setting.
Innovation Solution
A method and apparatus that dynamically scale memory voltage based on system usage, switching between higher and lower voltages (e.g., 1.5V and 1.35V) to conserve power during idle or low usage while maintaining full performance during intensive applications.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If the memory system operates at higher voltage to maintain full performance, then system performance is improved, but power consumption increases
Solution Approach 1:
The patent implements dynamic voltage scaling that allows the memory system to switch between high voltage (high performance) and low voltage (low power) modes based on real-time system usage conditions. This dynamic adjustment resolves the contradiction by making the voltage level adaptive rather than fixed, enabling the system to optimize between performance and power consumption depending on workload requirements.
Solution Approach 2:
The invention changes the voltage parameter of the memory system based on system usage thresholds. When usage exceeds a threshold, the system operates at higher voltage for full performance; when usage drops below the threshold, it transitions to lower voltage for power savings. This parameter adjustment strategy directly addresses the contradiction by modulating voltage according to actual performance needs.
2Use of energy by moving object
If the memory system operates at lower voltage to save power, then power consumption is reduced, but system performance decreases
Solution Approach 1:
The system dynamically adjusts voltage based on monitored usage conditions, transitioning to low voltage mode when system usage falls below a predetermined threshold. This dynamic behavior allows the system to reduce power consumption during idle or low-demand periods without permanently sacrificing performance capability, as it can switch back to high voltage when needed.
Solution Approach 2:
The patent employs periodic monitoring of system usage conditions and implements voltage adjustments based on these periodic assessments. The system continuously evaluates whether usage exceeds or falls below thresholds and相应地 adjusts voltage levels, creating a periodic cycle of performance optimization that balances power savings with performance requirements over time.
3Device complexity
If the system must choose between high or low voltage modes, then power management is simplified, but adaptability to different usage conditions is reduced
Solution Approach 1:
The system implements self-service power management by automatically monitoring its own usage conditions and making autonomous voltage adjustment decisions. The memory controller or system firmware monitors usage metrics and autonomously transitions between voltage modes without requiring manual intervention or complex external power management infrastructure, thus maintaining relative simplicity while enhancing adaptability.
Solution Approach 2:
The invention incorporates feedback mechanisms where system usage is continuously monitored and fed back to the voltage control logic. This feedback loop enables the system to automatically adapt its voltage level based on actual usage conditions, improving versatility while keeping the power management architecture relatively simple through rule-based threshold comparisons rather than complex optimization algorithms.
Data Source
AI summary
In the context of computer systems, the present invention broadly contemplates the ability to dynamically adjust the voltage and frequency of DRAM memory modules that are dual-voltage tolerant based on system performance. The invention allows a computer system to dynamically scale the memory voltage between a lower and a higher voltage, thereby allowing the system to save power when the system is idle or in low usage, but also allowing the system to realize the full memory performance when running more intensive applications.