Dynamic ECC Voltage and Frequency for Memory Power Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Mobile host systems face challenges in managing power consumption due to limited resources, especially when supporting burst performance and high error correction demands, which can lead to excessive power loss and inefficient power usage.
Innovation Solution
The system dynamically adjusts error correcting code (ECC) voltages and frequencies based on host system power levels, error rates, media wear, and environmental conditions, using monitoring metrics to optimize power usage and maintain performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If ECC operates at high voltage and frequency to ensure error correction reliability, then error correction capability is improved, but power consumption increases excessively
Solution Approach 1:
The patent implements dynamic voltage and frequency adjustment for the ECC subsystem based on real-time monitoring of host processor power levels. The system transitions from static to dynamic operation by continuously adapting ECC voltage and frequency according to current power constraints, allowing the system to optimize between reliability and power consumption dynamically rather than using fixed high power settings
Solution Approach 2:
The system changes operational parameters (voltage and frequency) of the ECC subsystem based on monitored power levels. When power levels are high, the system uses higher voltage and frequency for optimal error correction. When power levels are low, the system reduces voltage and frequency to minimize power consumption while maintaining adequate error correction capability
2Productivity
If ECC subsystem operates at peak power to handle burst performance demands, then performance is improved, but excessive power loss occurs during normal operation
Solution Approach 1:
The system dynamically adjusts ECC voltage and frequency based on actual power levels and performance needs. During burst performance scenarios with sufficient power, the system operates at optimal speeds. During normal operation with power constraints, the system reduces ECC power consumption while maintaining adequate performance, avoiding excessive power loss
3Use of energy by moving object
If the system reduces ECC power consumption to extend battery life, then power efficiency is improved, but error correction reliability may deteriorate
Solution Approach 1:
The system continuously monitors host processor power levels and uses this feedback to dynamically adjust ECC voltage and frequency. This closed-loop control ensures that the system maintains adequate error correction reliability by adapting ECC power consumption to actual power availability, preventing both excessive power consumption and inadequate error correction
Data Source
AI summary
Apparatus and methods are disclosed, including using a memory controller to monitor at least one parameter related to power level of a host processor of a host device, and dynamically adjusting at least one of a clock frequency and a voltage level of an error-correcting code (ECC) subsystem of the memory controller based on the at least one parameter to control power usage of the host device.