Dynamic Encryption Key Generation Using Clock Generator and LFSR

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing digital encryption methods are vulnerable to unauthorized copying due to unsecure rewriteable memory and hard-wired keys, allowing hackers to access and replicate encrypted data.

Innovation Solution

A system that generates dynamic encryption keys using a clock generator and linear feedback shift register, which produces unpredictable keys based on gate delays, temperature, and voltage, ensuring secure encryption and decryption at the memory interface of digital devices.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If unsecure rewriteable memory or hard-wired keys are used to store data encryption keys, then data can be decrypted when accessed by a user, but hackers can monitor accesses to the memory, reverse engineer data encryption keys and access the digital data

Engineering Contradiction:
Improvesecurity of encryption keysVSAvoidcomplexity of key generation system
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies dynamics by making the encryption key generation process variable and non-static. The system generates different encryption keys each time the digital device is cycled or reset, rather than using fixed hard-wired keys. This dynamic key generation prevents hackers from reverse engineering keys through monitoring, as the keys change with each device cycle, directly resolving the security vulnerability of static key storage

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent introduces an intermediary element - an inaccurate clock - between the power source and the linear feedback shift register. This clock introduces unpredictable variations in timing that affect the key generation process. The clock's inaccuracies, caused by temperature and voltage variations, serve as an additional layer of randomness, making the encryption keys unpredictable and preventing reverse engineering while adding minimal system complexity

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If a clock generator and linear feedback shift register are used to generate dynamic encryption keys, then security is improved by preventing unauthorized access, but the device complexity increases

Engineering Contradiction:
Improvesecurity against unauthorized copyingVSAvoidcomplexity of encryption system
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies universality by designing the key generation system to serve multiple functions. The same system that generates encryption keys for data protection also generates pseudo-random numbers for other secure transactions and operations within the digital device. This multi-functionality justifies the added complexity by providing broader security capabilities beyond just encryption key generation

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent utilizes parameter changes by leveraging variations in physical parameters - specifically temperature and voltage - that naturally occur in the device environment. These parameter changes affect the inaccurate clock's oscillation frequency, which in turn varies the timing parameters of the linear feedback shift register. This converts environmental parameter variations into security advantages, making the system more secure without requiring additional complex components

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS7925013B1System for data encryption and decryption of digital data entering and leaving memory
Publication Date: 2011.04.12 SYNAPTICS INC
  • US7925013B1 patent drawing
  • US7925013B1 patent drawing
  • US7925013B1 patent drawing

AI summary

A system is described for encryption and decryption of digital data prior to the digital data entering the memory of a digital device by generating a key, sub-key and combining the sub-key with mixed digital data, where the encryption and decryption occurs between the memory controller and the input output register.