Dynamic Memory Configuration Balance Density Reliability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Users face challenges in balancing memory density and reliability in NAND memory devices, as increased density leads to reduced reliability due to cell wear from repeated program-erase operations, and existing solutions do not effectively address this issue dynamically.
Innovation Solution
A method and apparatus that allow users to select a configuration balance for memory devices by receiving an indication of memory configuration, selecting memory cells based on current configuration and program-erase count, and determining a new configuration to adjust the balance between density and reliability, considering cell wear and allowing flexible reconfiguration to maintain reliability and extend memory life.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If multiple bits are stored per memory cell to increase density, then storage capacity increases, but reliability decreases due to cell wear from repeated program-erase operations
Solution Approach 1:
The patent implements dynamic reconfiguration of memory cells between SLC and MLC modes based on real-time wear conditions. The system monitors program-erase cycle counts and automatically adjusts cell configuration to maintain reliability while maximizing storage capacity when conditions permit.
Solution Approach 2:
The system changes the operational parameters of memory cells by switching between single-level cell (SLC) and multi-level cell (MLC) modes. This parameter change allows the same physical cell to operate with different storage capacities and reliability characteristics depending on its wear state and usage requirements.
2Productivity
If memory cells are heavily cycled at the beginning of usage, then storage activity increases, but data retention time decreases due to accumulated wear
Solution Approach 1:
The patent implements a feedback mechanism that continuously monitors program-erase cycle counts for each memory cell. Based on this feedback, the system dynamically adjusts the operational mode of cells, switching from MLC to SLC when wear thresholds are approached, thereby preserving data retention time while allowing high storage activity during early usage.
3Length of moving object
If smaller manufacturing processes are used to reduce physical dimensions, then device size decreases, but reliability decreases due to increased cell interference and electron escape
Solution Approach 1:
The patent applies local quality by treating different memory cells with different operational characteristics based on their individual wear states and positions. Cells experiencing higher wear or located in more vulnerable positions are dynamically reconfigured to SLC mode, while cells in better condition maintain MLC mode, thereby compensating for the inherent reliability issues of small-scale manufacturing.
Data Source
AI summary
A method for enabling users to select a configuration balance for a memory device is described. The method includes receiving an indication of a memory configuration for a mass memory including two or more of memory cells. One or more memory cells of the mass memory are selected based at least in part on 1) the indication, 2) a current configuration for each of the one or more memory cells and 3) a program-erase count for each of the one or more memory cells. The method also includes determining a new configuration for each of the selected one or more memory cells. For each of the selected one or more memory cells, the configuration of the memory cell is changed from the current configuration to the determined new configuration. Apparatus and computer readable media are also disclosed.