Dynamic Memory Wear-Leveling via Logical-Physical Mapping
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing memory system's wear-leveling method is inefficient due to varying erase cycles across physical segments, leading to uneven usage and reduced lifespan, as the mapping between logical and physical segments is fixed, causing some segments to be excessively worn out.
Innovation Solution
A control method that dynamically adjusts the mapping relation between logical and physical segments based on wear and loading, using a master table to record allocation information and adjust the mapping accordingly, ensuring even usage of physical storage space.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a fixed mapping relation between logical and physical segments is used, then the address conversion is simple and fast, but the erase cycles of physical segments become uneven leading to reduced memory lifespan
Solution Approach 1:
The patent applies dynamics by transitioning from a fixed mapping relation to a dynamic mapping relation that changes over time. The control module adjusts the mapping between logical segments and physical segments based on wear levels, allowing the mapping to adapt and evolve. This enables the system to balance erase cycles across different physical segments, preventing any single segment from being over-used while maintaining manageable complexity through algorithmic control.
2Productivity
If the storage space is divided into segments with fixed mapping, then the address conversion efficiency is improved, but the wear-leveling performance deteriorates due to uneven erase cycles
Solution Approach 1:
The patent implements feedback by having the control module monitor the wear levels of physical segments and use this information to adjust the mapping relation. The system receives feedback about the actual wear state of segments and responds by redistributing logical segments to less worn physical segments. This closed-loop approach maintains address conversion efficiency while simultaneously improving wear-leveling performance, as the feedback mechanism ensures balanced erase cycle distribution.
3Reliability
If a dynamic mapping adjustment is implemented, then the wear-leveling is improved, but the control complexity and processing time increase
Solution Approach 1:
The patent applies preliminary action by pre-establishing a data structure (the mapping table) that stores the relationship between logical and physical segments. Before actual data operations occur, the system has prepared the necessary mapping information in an organized format. When wear-leveling adjustments are needed, the control module can efficiently query and update this pre-organized data structure rather than performing complex calculations in real-time, thus reducing the time overhead of dynamic mapping adjustments while maintaining effective wear-leveling.
Data Source
AI summary
A control method for the memory system is suitable for a memory system to process the user data from a host. The control unit divides the address of the storage space of the host into a plurality of logical segments for accessing data. The memory system provides a storage space with a plurality of physical segments to access data. The control method comprises the following steps. Firstly, a master table is provided in the physical memory for recording the mapping relation between the addresses of the logical units and the addresses of the physical units. When the data is written, the mapping relation between the addresses of the logical units and the addresses of the physical units is adjusted according to the wear of the physical units. Finally, the data is written into the physical segment according to the master table.