Dynamic Power Distribution for Stacked Memory via Switching Components

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In stacked memory devices, the use of a common through-die supply conductor for power distribution leads to performance degradation due to voltage drops, thermal issues, and noise fluctuations, affecting the reliability and efficiency of memory operations.

Innovation Solution

Implementing switching components that dynamically couple or isolate the power source with memory array circuitry based on access activity, using signaling between memory dies, a central controller, or a host device to optimize power distribution, thereby improving voltage stability, thermal distribution, and reducing noise.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If a common through-die supply conductor is used for power distribution in stacked memory devices, then device complexity is reduced, but voltage stability deteriorates due to voltage drops

Engineering Contradiction:
Improvepower distribution structureVSAvoidvoltage stability
Core Design Contradiction:
Device complexityVSStability of the object's composition

Solution Approach 1:

The patent segments the common power distribution into multiple dedicated supply conductors, with each conductor serving a specific memory die. This segmentation eliminates the voltage drops experienced in shared conductors while maintaining relatively simple device architecture by using direct power paths from package contacts to individual dies.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements local quality by providing customized power distribution paths for each memory die based on its specific power consumption characteristics and operational state. Each die receives optimized power through dedicated conductors rather than sharing a common path, ensuring stable voltage delivery tailored to local requirements.

Inventive Principle:
Principle #3Local quality

2Ease of manufacture

If a common through-die supply conductor is used for power distribution, then manufacturing is simplified, but thermal management deteriorates due to thermal issues

Engineering Contradiction:
Improvepower distribution implementationVSAvoidthermal distribution
Core Design Contradiction:
Ease of manufactureVSTemperature

Solution Approach 1:

The patent segments thermal management by providing dedicated supply conductors for each memory die, allowing independent thermal characteristics to be managed for each die. This segmentation enables better heat dissipation control without significantly complicating the manufacturing process.

Inventive Principle:
Principle #1Segmentation

3Device complexity

If a common through-die supply conductor is used for power distribution, then device structure is simplified, but noise levels increase due to noise fluctuations

Engineering Contradiction:
Improveconductor configurationVSAvoidnoise
Core Design Contradiction:
Device complexityVSObject-generated harmful factors

Solution Approach 1:

The patent segments the power distribution network into dedicated conductors for each memory die, preventing noise generated by one die from affecting others through the shared conductor. This segmentation isolates electrical noise while maintaining relatively simple device structure through direct power paths.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces switching components as intermediaries between the power source and memory dies. These switches act as mediators that can isolate noisy dies from the power distribution network while maintaining stable power delivery to quiet dies, thereby reducing overall noise levels.

Inventive Principle:
Principle #24Intermediary (Mediator)

4Stability of the object's composition

If switching components are added to dynamically couple or isolate power sources, then voltage stability is improved, but device complexity increases

Engineering Contradiction:
Improvevoltage stabilityVSAvoidswitching component integration
Core Design Contradiction:
Stability of the object's compositionVSDevice complexity

Solution Approach 1:

The patent implements dynamics by using switching components that can dynamically couple or isolate power sources from memory dies based on operational states. This dynamic control enables stable voltage delivery by adapting power distribution to changing conditions, while the switching mechanisms are integrated efficiently to minimize added complexity.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent employs feedback mechanisms where memory dies signal their operational state (such as access activity) to control logic, which then adjusts switching component states accordingly. This feedback loop ensures voltage stability by responding to actual power needs while keeping the control system relatively simple through standardized signaling protocols.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS11721385B2Dynamic power distribution for stacked memory
Publication Date: 2023.08.08 MICRON TECHNOLOGY INC
  • US11721385B2 patent drawing
  • US11721385B2 patent drawing
  • US11721385B2 patent drawing

AI summary

Methods, systems, and devices for dynamic power distribution for stacked memory are described. A stacked memory device may include switching components that support dynamic coupling between a shared power source of the memory device and circuitry associated with operating memory arrays of respective memory dies. In some examples, such techniques include coupling a power source with array circuitry based on an access activity or a degree of access activity for the array circuitry. In some examples, such techniques include isolating a power source from array circuitry based on a lack of access activity or a degree of access activity for the array circuitry. The dynamic coupling or isolation may be supported by various signaling of the memory device, such as signaling between memory dies, signaling between a memory die and a central controller, or signaling between the memory device and a host device.